6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-30 04:50:08 +00:00
Code Issues Projects Releases Wiki Activity

CLR also follows the NEGX/NEG/NOT pattern.

Browse Source
This commit is contained in:
Thomas Harte 2022-05-19 16:30:08 -04:00
parent 6c2eee0e44
commit 282c4121d6
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
Processors/68000Mk2/Implementation/68000Mk2Implementation.hpp
View File

@ -349,13 +349,13 @@ void Processor<BusHandler, dtack_is_implicit, permit_overrun, signal_will_perfor
} }
}) })
Duplicate(NEGb, NEGXb) Duplicate(NOTb, NEGXb) Duplicate(CLRb, NEGXb) Duplicate(NEGb, NEGXb) Duplicate(NOTb, NEGXb)
StdCASE(NEGXb, perform_state_ = Perform_np); StdCASE(NEGXb, perform_state_ = Perform_np);
Duplicate(NEGw, NEGXw) Duplicate(NOTw, NEGXw) Duplicate(CLRw, NEGXw) Duplicate(NEGw, NEGXw) Duplicate(NOTw, NEGXw)
StdCASE(NEGXw, perform_state_ = Perform_np); StdCASE(NEGXw, perform_state_ = Perform_np);
Duplicate(NEGl, NEGXl) Duplicate(NOTl, NEGXl) Duplicate(CLRl, NEGXl) Duplicate(NEGl, NEGXl) Duplicate(NOTl, NEGXl)
StdCASE(NEGXl, StdCASE(NEGXl,
if(instruction_.mode(0) == Mode::DataRegisterDirect) { if(instruction_.mode(0) == Mode::DataRegisterDirect) {
perform_state_ = Perform_np_n; perform_state_ = Perform_np_n;