mirror of
https://github.com/TomHarte/CLK.git
synced 2025-01-11 08:30:55 +00:00
Add further exposition.
This commit is contained in:
parent
da61909ec5
commit
2bd20a0cf8
@ -30,6 +30,13 @@ namespace TMS {
|
||||
clock is 3.58Mhz, the internal clock is 5.37Mhz and the memory access
|
||||
clock is 2.69Mhz.
|
||||
|
||||
Or, put another way, for both a TMS9918 and Master System:
|
||||
|
||||
* 228 external cycles;
|
||||
* is 342 internal cycles;
|
||||
* which exactly covers 228 NTSC colour clocks; and
|
||||
* contains 171 memory access windows.
|
||||
|
||||
Both the Yamaha extensions and the Mega Drive VDP are a bit smarter about
|
||||
paged mode memory accesses, obviating any advantage to treating (3) as a
|
||||
separate clock.
|
||||
|
Loading…
x
Reference in New Issue
Block a user