6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-22 12:33:29 +00:00
Code Issues Projects Releases Wiki Activity

Implements BRL.

Browse Source
This commit is contained in:
Thomas Harte 2020-10-06 21:28:54 -04:00
parent 7065ba4857
commit 3933bf49cf
1 changed files with 13 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
Processors/65816/Implementation/65816Implementation.hpp
View File

@ -306,12 +306,8 @@ template <typename BusHandler> void Processor<BusHandler>::run_for(const Cycles
case OperationPerform:
switch(active_instruction_->operation) {
case NOP:
break;
//
// Loads, stores and transfers
// Loads, stores and transfers (and NOP).
//
case LDA:
@ -359,6 +355,13 @@ template <typename BusHandler> void Processor<BusHandler>::run_for(const Cycles
data_buffer_.size = 2 - m_flag();
break;
case PHB:
data_buffer_.value = a_.halves.high;
data_buffer_.size = 1;
break;
case NOP: break;
//
// Jumps.
//
@ -500,13 +503,16 @@ template <typename BusHandler> void Processor<BusHandler>::run_for(const Cycles
#undef BRA
case BRL:
pc_ += int16_t(instruction_buffer_.value);
break;
// TODO:
// ADC, BIT, CMP, CPX, CPY, SBC,
// PLP,
// PHB, PHP, PHD, PHK,
// PHP, PHD, PHK,
// ASL, LSR, ROL, ROR, TRB, TSB,
// REP, SEP,
// BRL,
// TAX, TAY, TCD, TCS, TDC, TSC, TSX, TXA, TXS, TXY, TYA, TYX,
// XCE, XBA,
// STP, WAI,