1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-06-25 18:30:07 +00:00

Add another potential warning.

This commit is contained in:
Thomas Harte 2021-07-30 18:21:38 -04:00
parent b78090ec76
commit 3d160ce85f

View File

@ -241,6 +241,11 @@ void MOS6526<BusHandlerT, personality>::run_for(const HalfCycles half_cycles) {
int counter_a_underflows = 0;
if((counter_[0].control & 0x21) == 0x01) {
counter_a_underflows = counter_[0].subtract(sub);
// This might be clocking the serial output too.
if(counter_[0].control & 0x40) {
printf("Unimplemented shift register clocking\n");
}
}
// Update counter B.