6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-02-23 18:29:16 +00:00
Code Issues Projects Releases Wiki Activity

With minor additional logging, it appears the Amiga just keeps resetting itself.

Browse Source
This commit is contained in:
Thomas Harte 2021-07-19 21:50:35 -04:00
parent e1a410bf3d
commit 486959bce8
1 changed files with 11 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
Machines/Amiga/Amiga.cpp
View File

@ -68,6 +68,11 @@ class ConcreteMachine:
cia_a_.run_for(cycle.length);
cia_b_.run_for(cycle.length);
// Check for assertion of reset.
if(cycle.operation & Microcycle::Reset) {
LOG("Unhandled Reset; PC is around " << PADHEX(8) << mc68000_.get_state().program_counter);
}
// Do nothing if no address is exposed.
if(!(cycle.operation & (Microcycle::NewAddress | Microcycle::SameAddress))) return HalfCycles(0);
@ -139,26 +144,28 @@ class ConcreteMachine:
// Serial port.
case Write(0x030):
LOG("TODO: serial data: " << PADHEX(4) << cycle.value16());
break;
case Write(0x032):
LOG("TODO: serial; " << PADHEX(4) << cycle.value16() << " to " << *cycle.address);
LOG("TODO: serial control: " << PADHEX(4) << cycle.value16());
break;
// DMA management.
case Write(0x096):
ApplySetClear(dma_control_);
LOG("DMA control is now " << std::bitset<16>{interrupt_enable_});
LOG("DMA control modified by " << PADHEX(4) << cycle.value16() << "; is now " << std::bitset<16>{dma_control_});
break;
// Interrupts.
case Write(0x09a):
ApplySetClear(interrupt_enable_);
update_interrupts();
LOG("Interrupt enable mask is now " << std::bitset<16>{interrupt_enable_});
LOG("Interrupt enable mask modified by " << PADHEX(4) << cycle.value16() << "; is now " << std::bitset<16>{interrupt_enable_});
break;
case Write(0x09c):
ApplySetClear(interrupt_requests_);
update_interrupts();
LOG("Interrupt requests are now " << std::bitset<16>{interrupt_enable_});
LOG("Interrupt request modified by " << PADHEX(4) << cycle.value16() << "; is now " << std::bitset<16>{interrupt_requests_});
break;
// Bitplanes.