6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-02-16 18:30:32 +00:00
Code Issues Projects Releases Wiki Activity

Remove redundant, false comment.

Browse Source
This commit is contained in:
Thomas Harte 2023-12-05 23:00:21 -05:00
parent b2b05b590f
commit 84ee683ad3
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
Machines/PCCompatible/MDA.hpp
View File

@ -32,9 +32,6 @@ class MDA {
// MDA is actually clocked at 16.257 MHz; which is treated internally as 1,806,333.333333333333333... Hz // MDA is actually clocked at 16.257 MHz; which is treated internally as 1,806,333.333333333333333... Hz
// //
// The GCD of those two numbers is... 2. Oh well. // The GCD of those two numbers is... 2. Oh well.
// I _think_ the MDA's CRTC is clocked at 14/9ths the PIT clock.
// Do that conversion here.
full_clock_ += 8'128'500 * cycles.as<int>(); full_clock_ += 8'128'500 * cycles.as<int>();
crtc_.run_for(Cycles(full_clock_ / (596'591 * 9))); crtc_.run_for(Cycles(full_clock_ / (596'591 * 9)));
full_clock_ %= (596'591 * 9); full_clock_ %= (596'591 * 9);