mirror of
https://github.com/TomHarte/CLK.git
synced 2025-02-06 13:31:55 +00:00
Ensures ADC and SBC decimal take an extra cycle on the 65C02.
This commit is contained in:
parent
261fb3d4f8
commit
878c63dcd2
@ -288,6 +288,8 @@ if(number_of_cycles <= Cycles(0)) break;
|
||||
|
||||
if(personality_ != P6502) {
|
||||
negative_result_ = zero_result_ = a_;
|
||||
read_mem(operand_, address_.full);
|
||||
break;
|
||||
}
|
||||
continue;
|
||||
} else {
|
||||
@ -312,6 +314,8 @@ if(number_of_cycles <= Cycles(0)) break;
|
||||
|
||||
if(personality_ != P6502) {
|
||||
negative_result_ = zero_result_ = a_;
|
||||
read_mem(operand_, address_.full);
|
||||
break;
|
||||
}
|
||||
} else {
|
||||
const uint16_t result = static_cast<uint16_t>(a_) + static_cast<uint16_t>(operand_) + static_cast<uint16_t>(carry_flag_);
|
||||
|
Loading…
x
Reference in New Issue
Block a user