6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-02-19 07:31:15 +00:00
Code Issues Projects Releases Wiki Activity

Attempt IRQ logic.

Browse Source
This commit is contained in:
Thomas Harte 2023-11-27 23:16:24 -05:00
parent bffe3ffa25
commit 8fec9bef11
1 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
Machines/PCCompatible/PCCompatible.cpp
View File

@ -82,10 +82,18 @@ class FloppyController {
break; break;
case Command::SenseInterruptStatus: case Command::SenseInterruptStatus:
pic_.apply_edge<6>(false);
results_.serialise_none(); results_.serialise_none();
break; break;
} }
// Set interrupt upon the end of any valid command other than sense interrupt status.
if(decoder_.command() != Command::SenseInterruptStatus && decoder_.command() != Command::Invalid) {
pic_.apply_edge<6>(true);
}
decoder_.clear();
// If there are any results to provide, set data direction and data ready.
if(!results_.empty()) { if(!results_.empty()) {
using MainStatus = Intel::i8272::MainStatus; using MainStatus = Intel::i8272::MainStatus;
status_.set(MainStatus::DataIsToProcessor, true); status_.set(MainStatus::DataIsToProcessor, true);
@ -112,6 +120,10 @@ class FloppyController {
decoder_.clear(); decoder_.clear();
status_.reset(); status_.reset();
pic_.apply_edge<6>(true); pic_.apply_edge<6>(true);
using MainStatus = Intel::i8272::MainStatus;
status_.set(MainStatus::DataReady, true);
status_.set(MainStatus::DataIsToProcessor, false);
} }
PIC &pic_; PIC &pic_;