6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-01-11 08:30:55 +00:00
Code Issues Projects Releases Wiki Activity

BIT/SET (IX+d) were incorrectly encoded. Hence fixed BIT (IX+d).

Browse Source
This commit is contained in:
Thomas Harte 2017-06-19 21:04:14 -04:00
parent 378233f53d
commit 99ede3a9ef
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
OSBindings/Mac/Clock SignalTests/Z80MachineCycleTests.swift
View File

@ -840,7 +840,7 @@ class Z80MachineCycleTests: XCTestCase {
// BIT n,(IX+d) // BIT n,(IX+d)
func testBITIX() { func testBITIX() {
test( test(
program: [0xdb, 0xcb, 0x00, 0x46], program: [0xdd, 0xcb, 0x00, 0x46],
busCycles: [ busCycles: [
MachineCycle(operation: .readOpcode, length: 4), MachineCycle(operation: .readOpcode, length: 4),
MachineCycle(operation: .readOpcode, length: 4), MachineCycle(operation: .readOpcode, length: 4),
@ -854,7 +854,7 @@ class Z80MachineCycleTests: XCTestCase {
// SET n,(IX+d) // SET n,(IX+d)
func testSETIX() { func testSETIX() {
test( test(
program: [0xdb, 0xcb, 0x00, 0xc6], program: [0xdd, 0xcb, 0x00, 0xc6],
busCycles: [ busCycles: [
MachineCycle(operation: .readOpcode, length: 4), MachineCycle(operation: .readOpcode, length: 4),
MachineCycle(operation: .readOpcode, length: 4), MachineCycle(operation: .readOpcode, length: 4),