1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-07-04 18:29:40 +00:00

Fixed indexing type.

This commit is contained in:
Thomas Harte 2017-07-21 21:19:46 -04:00
parent 3f609e17b3
commit 9b72c445a7

View File

@ -426,7 +426,7 @@ template <class T> class Processor {
size_t destination = 0;
for(size_t c = 0; c < 256; c++) {
target.instructions[c] = &target.all_operations[destination];
for(int t = 0; t < lengths[c];) {
for(size_t t = 0; t < lengths[c];) {
// Skip zero-length bus cycles.
if(table[c][t].type == MicroOp::BusOperation && table[c][t].machine_cycle.length == 0) {
t++;