6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-02-28 06:29:37 +00:00
Code Issues Projects Releases Wiki Activity

Implements the fixed part of register shifts.

Browse Source
This commit is contained in:
Thomas Harte 2019-04-09 22:12:37 -04:00
parent 85d25068a8
commit a07de97df4
1 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
Processors/68000/Implementation/68000Storage.cpp
View File

@ -921,7 +921,13 @@ struct ProcessorStorageConstructor {
case Decoder::ASLRLSLRROLRROXLRr: { case Decoder::ASLRLSLRROLRROXLRr: {
storage_.instructions[instruction].set_destination(storage_, 0, ea_register); storage_.instructions[instruction].set_destination(storage_, 0, ea_register);
// All decoding occurs at runtime. // All further decoding occurs at runtime; that's also when the proper number of
// no-op cycles will be scheduled.
if(((instruction >> 6) & 3) == 2) {
op(Action::None, seq("np nn"));
} else {
op(Action::None, seq("np n"));
}
op(Action::PerformOperation); op(Action::PerformOperation);
} break; } break;