6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-02-16 18:30:32 +00:00
Code Issues Projects Releases Wiki Activity

Mark non-templates as inline.

Browse Source
This commit is contained in:
Thomas Harte 2023-10-06 11:11:29 -04:00
parent c6b311b84a
commit a0ca0bb3c0
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
InstructionSets/x86/Implementation/PerformImplementation.hpp
View File

@ -63,7 +63,7 @@ IntT overflow(IntT lhs, IntT rhs, IntT result) {
// Order Number 243191; e.g. https://www.ardent-tool.com/CPU/docs/Intel/IA/243191-002.pdf // Order Number 243191; e.g. https://www.ardent-tool.com/CPU/docs/Intel/IA/243191-002.pdf
// //
void aaa(CPU::RegisterPair16 &ax, Status &status) { inline void aaa(CPU::RegisterPair16 &ax, Status &status) {
/* /*
IF ((AL AND 0FH) > 9) OR (AF = 1) IF ((AL AND 0FH) > 9) OR (AF = 1)
THEN THEN
@ -91,7 +91,7 @@ void aaa(CPU::RegisterPair16 &ax, Status &status) {
ax.halves.low &= 0x0f; ax.halves.low &= 0x0f;
} }
void aad(CPU::RegisterPair16 &ax, uint8_t imm, Status &status) { inline void aad(CPU::RegisterPair16 &ax, uint8_t imm, Status &status) {
/* /*
tempAL ← AL; tempAL ← AL;
tempAH ← AH; tempAH ← AH;
@ -108,7 +108,7 @@ void aad(CPU::RegisterPair16 &ax, uint8_t imm, Status &status) {
status.parity = status.zero = ax.halves.low; status.parity = status.zero = ax.halves.low;
} }
void aam(CPU::RegisterPair16 &ax, uint8_t imm, Status &status) { inline void aam(CPU::RegisterPair16 &ax, uint8_t imm, Status &status) {
/* /*
tempAL ← AL; tempAL ← AL;
AH ← tempAL / imm8; (* imm8 is set to 0AH for the AAD mnemonic *) AH ← tempAL / imm8; (* imm8 is set to 0AH for the AAD mnemonic *)
@ -124,7 +124,7 @@ void aam(CPU::RegisterPair16 &ax, uint8_t imm, Status &status) {
status.parity = status.zero = ax.halves.low; status.parity = status.zero = ax.halves.low;
} }
void aas(CPU::RegisterPair16 &ax, Status &status) { inline void aas(CPU::RegisterPair16 &ax, Status &status) {
/* /*
IF ((AL AND 0FH) > 9) OR (AF = 1) IF ((AL AND 0FH) > 9) OR (AF = 1)
THEN THEN