6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-07-06 01:28:57 +00:00
Code Issues Projects Releases Wiki Activity

Restores proper phase with the CPU.

Browse Source
This commit is contained in:
Thomas Harte 2018-10-19 23:18:16 -04:00
parent 0822c96ce0
commit b61de65b43
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
Components/9918/9918.cpp
View File

@ -76,9 +76,9 @@ Base::Base(Personality p) :
// This is definitely correct for the TMS; more research may be
// necessary for the other implemented VDPs.
read_pointer_.row = 0;
read_pointer_.column = 0;
write_pointer_.row = 0;
write_pointer_.column = 10; // i.e. 10 cycles ahead of the read pointer.
read_pointer_.column = 342 - 10; // i.e. 10 cycles behind the write pointer.
write_pointer_.row = 1;
write_pointer_.column = 0;
}
TMS9918::TMS9918(Personality p):