6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2026-04-22 08:16:42 +00:00
Code Issues Projects Releases Wiki Activity

Accepts that whether instructions do 8- or 16-bit bus accesses depends on either M or X depending on the operation.

Browse Source
This commit is contained in:
Thomas Harte
2020-10-02 17:08:30 -04:00
parent 36f843bc6e
commit b83d93abc2
4 changed files with 78 additions and 31 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Processors/65816/Implementation/65816Base.cpp
+5 -5
View File
@@ -14,7 +14,7 @@ uint16_t ProcessorBase::get_value_of_register(Register r) const {
switch (r) {
case Register::ProgramCounter: return pc_;
case Register::LastOperationAddress: return last_operation_pc_;
case Register::StackPointer: return s_;
case Register::StackPointer: return s_.full;
// case Register::Flags: return get_flags();
case Register::A: return a_.full;
case Register::X: return x_.full;
@@ -26,11 +26,11 @@ uint16_t ProcessorBase::get_value_of_register(Register r) const {
void ProcessorBase::set_value_of_register(Register r, uint16_t value) {
switch (r) {
case Register::ProgramCounter: pc_ = value; break;
case Register::StackPointer: s_ = value; break;
case Register::StackPointer: s_.full = value; break;
// case Register::Flags: set_flags(uint8_t(value)); break;
case Register::A: a_ = value; break;
case Register::X: x_ = value; break;
case Register::Y: y_ = value; break;
case Register::A: a_.full = value; break;
case Register::X: x_.full = value; break;
case Register::Y: y_.full = value; break;
default: break;
}
}