6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-29 12:50:28 +00:00
Code Issues Projects Releases Wiki Activity

Add a further accessor.

Browse Source
This commit is contained in:
Thomas Harte 2021-06-27 16:27:26 -04:00
parent 10bf6744aa
commit bdcab447f9
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
Processors/Z80/Z80.hpp
View File

@ -145,6 +145,12 @@ struct PartialMachineCycle {
forceinline bool is_wait() const { forceinline bool is_wait() const {
return operation >= Operation::ReadOpcodeWait && operation <= Operation::InterruptWait; return operation >= Operation::ReadOpcodeWait && operation <= Operation::InterruptWait;
} }
/*!
@returns @c true if this partial machine cycle is a memory access; @c false otherwise.
*/
forceinline bool is_memory_access() const {
return operation <= Operation::Write;
}
enum Line { enum Line {
CLK = 1 << 0, CLK = 1 << 0,