6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-02-16 18:30:32 +00:00
Code Issues Projects Releases Wiki Activity

Add a between-instructions enforcement of SH = 1.

Browse Source
This commit is contained in:
Thomas Harte 2023-08-05 14:57:43 -04:00
parent cdb86022a6
commit c0eb401d04
2 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
Processors/65816/Implementation/65816Implementation.hpp
View File

@ -67,6 +67,9 @@ template <typename BusHandler, bool uses_ready_line> void Processor<BusHandler,
last_operation_pc_ = registers_.pc;
last_operation_program_bank_ = uint8_t(registers_.program_bank >> 16);
memory_lock_ = false;
// Reenforce the top byte of S if applicable.
registers_.s.halves.high = stack_address();
} continue;
case OperationDecode: {

3
Processors/65816/Implementation/65816Storage.cpp
View File

@ -1131,11 +1131,10 @@ void ProcessorStorage::set_emulation_mode(bool enabled) {
set_m_x_flags(true, true);
registers_.e_masks[0] = 0xff00;
registers_.e_masks[1] = 0x00ff;
registers_.s.halves.high = 1;
} else {
registers_.e_masks[0] = 0x0000;
registers_.e_masks[1] = 0xffff;
registers_.s.halves.high = 1; // To pretend it was 1 all along; this implementation actually ignores
// the top byte while in emulation mode.
}
}