1
0
mirror of https://github.com/TomHarte/CLK.git synced 2025-02-21 20:29:06 +00:00

Mild clean ups, and a tweak to permitted top and bottom phase.

This commit is contained in:
Thomas Harte 2017-07-16 13:39:08 -04:00
parent 4489f120f9
commit c8575fe6e0
2 changed files with 3 additions and 1 deletions

View File

@ -15,7 +15,7 @@ const int PLLClockRate = 1920000;
}
Parser::Parser() :
::Storage::Tape::PLLParser<SymbolType>(PLLClockRate, PLLClockRate / 4800, 100),
::Storage::Tape::PLLParser<SymbolType>(PLLClockRate, PLLClockRate / 4800, PLLClockRate / 24000),
crc_(0x1021, 0x0000) {}
int Parser::get_next_bit(const std::shared_ptr<Storage::Tape::Tape> &tape) {

View File

@ -204,8 +204,10 @@ template <typename SymbolType> class PLLParser:
private:
Storage::DigitalPhaseLockedLoop pll_;
int clock_rate_;
int input_pattern_;
int input_bit_counter_;
bool was_high_;
};