6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2026-04-21 17:16:44 +00:00
Code Issues Projects Releases Wiki Activity

Adjust more dangling indentation changes.

Browse Source
This commit is contained in:
Thomas Harte
2024-12-04 22:29:08 -05:00
parent 3d2eefc7e7
commit ce5aae3f7d
45 changed files with 5530 additions and 5528 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Processors/AllRAMProcessor.hpp
+21 -21
View File
@@ -17,32 +17,32 @@
namespace CPU {
class AllRAMProcessor {
public:
AllRAMProcessor(std::size_t memory_size);
HalfCycles get_timestamp();
void set_data_at_address(size_t startAddress, size_t length, const uint8_t *data);
void get_data_at_address(size_t startAddress, size_t length, uint8_t *data);
public:
AllRAMProcessor(std::size_t memory_size);
HalfCycles get_timestamp();
void set_data_at_address(size_t startAddress, size_t length, const uint8_t *data);
void get_data_at_address(size_t startAddress, size_t length, uint8_t *data);
class TrapHandler {
public:
virtual void processor_did_trap(AllRAMProcessor &, uint16_t address) = 0;
};
void set_trap_handler(TrapHandler *trap_handler);
void add_trap_address(uint16_t address);
class TrapHandler {
public:
virtual void processor_did_trap(AllRAMProcessor &, uint16_t address) = 0;
};
void set_trap_handler(TrapHandler *trap_handler);
void add_trap_address(uint16_t address);
protected:
std::vector<uint8_t> memory_;
HalfCycles timestamp_;
protected:
std::vector<uint8_t> memory_;
HalfCycles timestamp_;
inline void check_address_for_trap(uint16_t address) {
if(traps_[address]) {
trap_handler_->processor_did_trap(*this, address);
}
inline void check_address_for_trap(uint16_t address) {
if(traps_[address]) {
trap_handler_->processor_did_trap(*this, address);
}
}
private:
TrapHandler *trap_handler_;
std::vector<bool> traps_;
private:
TrapHandler *trap_handler_;
std::vector<bool> traps_;
};
}