6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2026-04-25 11:17:26 +00:00
Code Issues Projects Releases Wiki Activity

Decision: these five have weird addressing, so that counts as weird addressing modes.

Browse Source
This commit is contained in:
Thomas Harte
2025-10-23 13:13:01 -04:00
parent 0791bce338
commit d23e715650
3 changed files with 20 additions and 17 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Processors/6502Mk2/Implementation/6502.hpp
+3 -5
View File
@@ -69,8 +69,7 @@ void Processor<model, Traits>::run_for(const Cycles cycles) {
Storage::decoded_.operation,
registers,
Storage::operand_,
Storage::opcode_,
Storage::address_
Storage::opcode_
);
};
@@ -122,8 +121,7 @@ void Processor<model, Traits>::run_for(const Cycles cycles) {
Storage::decoded_.operation,
registers,
registers.a,
Storage::opcode_,
Storage::address_
Storage::opcode_
);
goto fetch_decode;
@@ -459,8 +457,8 @@ void Processor<model, Traits>::run_for(const Cycles cycles) {
goto fetch_decode;
case access_program(Push):
perform_operation();
check_interrupt();
perform_operation();
access(BusOperation::Write, Stack(registers.dec_s()), Storage::operand_);
goto fetch_decode;