6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-26 08:49:37 +00:00
Code Issues Projects Releases Wiki Activity

Attempts a full implementation of MVN and MVP.

Browse Source
This commit is contained in:
Thomas Harte 2020-10-04 19:21:04 -04:00
parent b416aa640f
commit d8dccf2500
2 changed files with 34 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
Processors/65816/Implementation/65816Implementation.hpp
View File

@ -106,6 +106,18 @@ template <typename BusHandler> void Processor<BusHandler>::run_for(const Cycles
decrement_data_address();
break;
case CycleFetchBlockX:
read(((instruction_buffer_.value & 0xff00) << 8) | (x_.full & x_masks_[1]), data_buffer_.any_byte());
break;
case CycleFetchBlockY:
read(((instruction_buffer_.value & 0xff00) << 8) | (y_.full & x_masks_[1]), &throwaway);
break;
case CycleStoreBlockY:
write(((instruction_buffer_.value & 0xff00) << 8) | (y_.full & x_masks_[1]), data_buffer_.any_byte());
break;
#undef increment_data_address
#undef decrement_data_address
@ -254,9 +266,25 @@ template <typename BusHandler> void Processor<BusHandler>::run_for(const Cycles
instruction_buffer_.value = old_pc;
} break;
case JSL: {
//
// Block moves.
//
} break;
case MVP:
data_bank_ = (instruction_buffer_.value & 0xff) << 16;
--x_.full;
--y_.full;
--a_.full;
if(a_.full) pc_ -= 3;
break;
case MVN:
data_bank_ = (instruction_buffer_.value & 0xff) << 16;
++x_.full;
++y_.full;
--a_.full;
if(a_.full) pc_ -= 3;
break;
default:
assert(false);

4
Processors/65816/Implementation/65816Storage.hpp
View File

@ -253,6 +253,10 @@ struct ProcessorStorage {
return byte(size);
}
uint8_t *any_byte() {
return reinterpret_cast<uint8_t *>(&value);
}
private:
uint8_t *byte(int pointer) {
#if TARGET_RT_BIG_ENDIAN