6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-01-24 02:30:54 +00:00
Code Issues Projects Releases Wiki Activity

Increase logging.

Browse Source
This commit is contained in:
Thomas Harte 2021-07-23 23:10:00 -04:00
parent 77a8ddb95c
commit e3bb9fc1d7
2 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Machines/Amiga/Amiga.cpp
View File

@ -134,7 +134,7 @@ class ConcreteMachine:
if(cycle.operation & Microcycle::Read) { if(cycle.operation & Microcycle::Read) {
cycle.set_value16(0xffff); cycle.set_value16(0xffff);
} }
LOG("Unmapped access to " << PADHEX(4) << *cycle.address); LOG("Unmapped " << (cycle.operation & Microcycle::Read ? "read from " : "write to ") << PADHEX(4) << *cycle.address << " of " << cycle.value16());
} }
} }
} else { } else {

1
Machines/Amiga/Chipset.cpp
View File

@ -166,6 +166,7 @@ void Chipset::perform(const CPU::MC68000::Microcycle &cycle) {
case Read(0x110): case Read(0x112): case Read(0x114): case Read(0x116): case Read(0x110): case Read(0x112): case Read(0x114): case Read(0x116):
case Read(0x118): case Read(0x11a): case Read(0x118): case Read(0x11a):
cycle.set_value16(0xffff); cycle.set_value16(0xffff);
LOG("Invalid read at " << PADHEX(6) << *cycle.address);
break; break;
// Blitter. // Blitter.