6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-26 08:49:37 +00:00
Code Issues Projects Releases Wiki Activity

Don't alter the data bank upon BRK, COP, IRQ, etc.

Browse Source
This commit is contained in:
Thomas Harte 2023-07-28 10:53:02 -04:00
parent f30637a773
commit e9347168e6
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
Processors/65816/Implementation/65816Implementation.hpp
View File

@ -441,7 +441,9 @@ template <typename BusHandler, bool uses_ready_line> void Processor<BusHandler,
if(registers_.emulation_flag) { if(registers_.emulation_flag) {
if(exception_is_interrupt_) data_buffer_.value &= ~uint32_t(Flag::Break); if(exception_is_interrupt_) data_buffer_.value &= ~uint32_t(Flag::Break);
data_buffer_.size = 3; data_buffer_.size = 3;
registers_.data_bank = 0; if(pending_exceptions_ & (Reset | PowerOn)) {
registers_.data_bank = 0;
}
++next_op_; ++next_op_;
} else { } else {
data_buffer_.value |= registers_.program_bank << 8; // The PBR is always held such that data_buffer_.value |= registers_.program_bank << 8; // The PBR is always held such that