 Thomas Harte
|
05a85b6ba9
|
Resolve various compiler warnings: primarily ~'s promotion to int.
|
2026-03-25 13:57:32 -04:00 |
|
|
Thomas Harte
|
6bb1c39420
|
Test modifies, shuffle CLR into that set.
|
2026-03-18 13:11:09 -04:00 |
|
|
Thomas Harte
|
f90910ea63
|
Implement SYNC.
|
2026-03-17 12:19:29 -04:00 |
|
|
Thomas Harte
|
611202bd83
|
Correct CMPY genus.
|
2026-03-16 15:13:17 -04:00 |
|
|
Thomas Harte
|
a6d97d5419
|
Fix LDY, LDS genuses.
|
2026-03-16 15:11:57 -04:00 |
|
|
Thomas Harte
|
5c39a924d7
|
Implement SWI. Making me suspect an error in indexed decrementing.
|
2026-03-15 13:03:17 -04:00 |
|
|
Thomas Harte
|
cefd67be57
|
Correct JMP, implement extended indirect addressing.
|
2026-03-15 12:40:54 -04:00 |
|
|
Thomas Harte
|
9123bad823
|
Fix JMP fetch length.
|
2026-03-15 00:06:14 -04:00 |
|
|
Thomas Harte
|
9111fe5cdf
|
Shuffle RESET into the specialised camp.
|
2026-03-15 00:02:32 -04:00 |
|
|
Thomas Harte
|
91d844dba0
|
Correct written values, JSR.
|
2026-03-14 23:54:43 -04:00 |
|
|
Thomas Harte
|
df9ff6085c
|
Introduce category for irregular operations; implement PUL.
|
2026-03-14 23:36:18 -04:00 |
|
|
Thomas Harte
|
91a9c90f9c
|
Fix immediate 8 -> 16 mapping step.
|
2026-03-14 16:33:28 -04:00 |
|
|
Thomas Harte
|
59ff1a5731
|
Swallow an extra dynamic dispatch for clarity.
|
2026-03-14 12:24:21 -04:00 |
|
|
Thomas Harte
|
d82abaeeb3
|
Expand definition to include operand size.
|
2026-03-14 11:50:05 -04:00 |
|
|
Thomas Harte
|
1df4c1cf1d
|
Attempt a rush through direct and extended addressing.
... realising that I've omitted operand size as another complicating factor.
|
2026-03-14 11:37:28 -04:00 |
|
|
Thomas Harte
|
eecb6a826c
|
Provide an addressing mode simpifier.
|
2026-03-14 11:20:06 -04:00 |
|
|
Thomas Harte
|
4ee0b76e0d
|
Split external access modes into read, write, modify or LEA.
|
2026-03-13 21:54:35 -04:00 |
|
|
Thomas Harte
|
9f47347977
|
Insert a final filter.
|
2026-03-13 21:14:27 -04:00 |
|
|
Thomas Harte
|
ae353fb366
|
Start to capture indexed addressing logic.
|
2026-03-13 14:24:42 -04:00 |
|
|
Thomas Harte
|
3704f008c6
|
Implement branching logic.
I'm still sweeping timing under the rug for now.
|
2026-03-11 17:26:22 -04:00 |
|
|
Thomas Harte
|
a833e1bd33
|
Correct page 0 length discrepancies.
|
2026-03-10 21:52:44 -04:00 |
|
|
Thomas Harte
|
22ecee4b96
|
Seed test for decoded opcode lengths.
|
2026-03-10 19:32:19 -04:00 |
|
|
Thomas Harte
|
ee40b99e11
|
Add some basic condition codes.
|
2026-03-10 19:07:01 -04:00 |
|
|
Thomas Harte
|
606063014b
|
Start to bifurcate 8- and 16-bit immediate; tentatively begin 'perform' framework.
|
2026-03-10 17:30:21 -04:00 |
|
|
Thomas Harte
|
98ae575879
|
Merge branch 'master' into 6809Outline
|
2026-03-09 15:35:55 -04:00 |
|
|
Thomas Harte
|
4ee674287e
|
Neaten.
|
2026-03-09 12:30:53 -04:00 |
|
|
Thomas Harte
|
892f16be7b
|
Tilt back towards fused divide-and-convert.
|
2026-03-09 11:52:51 -04:00 |
|
|
Thomas Harte
|
c424060792
|
Bifurcate relative addressing, better survey bus signals.
|
2026-03-05 14:22:30 -05:00 |
|
|
Thomas Harte
|
51f91435dd
|
Attempt full fetch and decode.
If there were no need to execute, life would be easy.
|
2026-03-04 17:35:24 -05:00 |
|
|
Thomas Harte
|
bc737b2d2d
|
Factor out, reuse data/address bus stuff.
|
2026-03-04 15:00:26 -05:00 |
|
|
Thomas Harte
|
45312ab9ad
|
Ensure the nascent 6809 is included in the build.
|
2026-03-04 12:02:03 -05:00 |
|
|
Thomas Harte
|
65c6222a56
|
Eliminate need for intermediate storage.
|
2026-02-25 12:47:38 -05:00 |
|
|
Thomas Harte
|
378321d6f2
|
Resolve analyser warning re: unnecessary update.
|
2025-12-11 17:57:44 -05:00 |
|
|
Thomas Harte
|
67171f348a
|
Use std::copy_n where it more directly matches intent.
|
2025-12-10 22:23:42 -05:00 |
|
|
Thomas Harte
|
886f153a3e
|
More clearly encode that this is a copy-to-the-right.
|
2025-12-07 20:40:58 -05:00 |
|
|
Thomas Harte
|
461239e2e9
|
Further reduce memcpy reliance.
|
2025-12-06 14:03:00 -06:00 |
|
|
Thomas Harte
|
574de95403
|
Reduce usage of memcpy.
|
2025-12-06 11:12:25 -06:00 |
|
|
Thomas Harte
|
6ac6157d06
|
Eliminate memset from C++ files.
|
2025-12-06 10:55:32 -06:00 |
|
|
Thomas Harte
|
c5dc65fc61
|
Resolve various whitespace errors.
|
2025-10-29 11:50:56 -04:00 |
|
|
Thomas Harte
|
02a29056b7
|
Resolve IP size imbalance.
|
2025-10-29 09:16:30 -04:00 |
|
|
Thomas Harte
|
0d1fe03369
|
Further prefer static constexpr.
|
2025-09-12 21:40:08 -04:00 |
|
|
Thomas Harte
|
105272630e
|
Definitively eliminate per-logger state.
|
2025-09-11 23:29:47 -04:00 |
|
|
Thomas Harte
|
6518f08bc7
|
Adopt spaceship.
|
2025-09-04 21:25:12 -04:00 |
|
|
Thomas Harte
|
5018d7d577
|
Be more rigorous about static constexpr.
|
2025-08-26 22:54:39 -04:00 |
|
|
Thomas Harte
|
6e77b8659c
|
Add various missing enum -> string mappings.
|
2025-08-18 14:59:58 -04:00 |
|
|
Thomas Harte
|
78a2b27e65
|
Attempt LSL, LAR.
|
2025-08-13 13:43:19 -04:00 |
|
|
Thomas Harte
|
bae594e34c
|
Fix ARPL flag.
|
2025-08-12 21:32:20 -04:00 |
|
|
Thomas Harte
|
4ded6fceea
|
Fix VERR/VERW.
|
2025-08-12 21:20:01 -04:00 |
|
|
Thomas Harte
|
0e498829f7
|
Attempt VERR, VERW.
Without complete success; IBM's third invocation (which I think is a VERR) doesn't give the result that BIOS is looking for.
|
2025-08-12 17:22:14 -04:00 |
|
|
Thomas Harte
|
ddd090d581
|
Implement STR.
|
2025-08-12 16:21:23 -04:00 |
|