9360 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
Thomas Harte	07b600ccaf	Merge branch 'master' into InST	2022-06-17 12:10:47 -04:00
Thomas Harte	ea0d2971eb	Merge pull request #1052 from TomHarte/StraightforwardMicrocycle ... Clean up Microcycle helpers.	2022-06-17 12:10:22 -04:00
Thomas Harte	a0bc332fe6	Taking a second parse, prefer non-lookup-table solutions.	2022-06-17 11:55:38 -04:00
Thomas Harte	b0ab5b7b62	Simplify Microcycle helpers.	2022-06-16 21:34:24 -04:00
Thomas Harte	37516e6f6b	Merge pull request #1051 from TomHarte/STOPReturn ... Fix return address following a STOP.	2022-06-16 15:15:50 -04:00
Thomas Harte	9fde7c0f89	Merge branch 'STOPReturn' into InST	2022-06-16 15:11:06 -04:00
Thomas Harte	dc8103ea82	Fix return address following a STOP.	2022-06-16 15:10:35 -04:00
Thomas Harte	60daf9678f	Merge pull request #1050 from TomHarte/ByteLengthWarning ... Resolve release-build byte length warning	2022-06-16 11:16:37 -04:00
Thomas Harte	5d5bd6791b	Merge branch 'master' into InMacintosh	2022-06-16 11:01:18 -04:00
Thomas Harte	cb7230e7b7	Merge branch 'master' into InST	2022-06-15 21:23:18 -04:00
Thomas Harte	cb162b6755	Merge pull request #1049 from TomHarte/68000Mk2Bus ... Correct 68000 mark 2 Microcycle helper methods.	2022-06-15 21:22:49 -04:00
Thomas Harte	7d00b50e13	Fix upper/lower_data_select; simplify value8_low.	2022-06-15 21:11:31 -04:00
Thomas Harte	12b058867e	Correct very minor typo.	2022-06-15 19:34:54 -04:00
Thomas Harte	8ff09a1923	Fix value8_high.	2022-06-15 19:34:49 -04:00
Thomas Harte	62fa0991ed	Disallow copying, add some basic asserts.	2022-06-15 19:34:43 -04:00
Thomas Harte	52a8566e7f	Correct very minor typo.	2022-06-15 17:06:56 -04:00
Thomas Harte	3bfcf252a8	Fix value8_high.	2022-06-15 17:06:40 -04:00
Thomas Harte	f4ae58b1e5	Disallow copying, add some basic asserts.	2022-06-15 12:59:03 -04:00
Thomas Harte	12277d9305	Merge branch 'master' into InST	2022-06-15 11:07:43 -04:00
Thomas Harte	f23c5cc6df	Merge pull request #1048 from TomHarte/STOPMk2 ... 68000mk2: apply STOP status.	2022-06-15 11:07:14 -04:00
Thomas Harte	24823233ff	Add spurious interrupt support.	2022-06-15 11:00:27 -04:00
Thomas Harte	bd056973ba	Don't allow STOP state to block execution.	2022-06-15 10:56:45 -04:00
Thomas Harte	5420fd5aa3	Fix: new status word is still in prefetch.	2022-06-15 10:54:34 -04:00
Thomas Harte	93615f6647	Apply new status before entering STOP loop.	2022-06-15 10:50:03 -04:00
Thomas Harte	fba709f46d	Merge branch 'InST' of github.com:TomHarte/CLK into InST	2022-06-15 08:12:45 -04:00
Thomas Harte	bb34aaa0c7	Merge branch 'master' into InST	2022-06-15 08:12:35 -04:00
Thomas Harte	733ffc0eee	Merge pull request #1047 from TomHarte/OldVsNew ... Introduce randomised old vs new 68000 tests.	2022-06-15 08:11:54 -04:00
Thomas Harte	6cc41d6dda	Restore 1000 test count.	2022-06-14 22:02:53 -04:00
Thomas Harte	d91f8a264e	Flip presumption, reenabling most tests.	2022-06-14 21:57:14 -04:00
Thomas Harte	0ace9634ce	Fix MOVEA.	2022-06-14 21:56:48 -04:00
Thomas Harte	48d51759cd	At huge copy-and-paste cost, fix MOVE.l.	2022-06-14 21:22:28 -04:00
Thomas Harte	bfd0b683bf	Extend MOVE.b fix to cover MOVE.w.	2022-06-14 17:04:11 -04:00
Thomas Harte	61e0f60e94	Add specialised MOVE.b to correct bus sequencing. ... This is a bit of a trial balloon; .w and .l to come.	2022-06-13 21:49:00 -04:00
Thomas Harte	7fa715e37a	Provide more thorough documentation.	2022-06-13 15:27:23 -04:00
Thomas Harte	e066546c13	Resolve PEA timing errors.	2022-06-13 14:08:42 -04:00
Thomas Harte	7dc66128c2	Fix strobe output.	2022-06-13 10:49:47 -04:00
Thomas Harte	e484e4c9d7	Expand test to make sure that correct data strobes are active.	2022-06-13 10:39:06 -04:00
Thomas Harte	4a75691005	Avoid double conditional for CalcEffectiveAddressIdleFor8bitDisplacementAndPreDec.	2022-06-13 10:27:22 -04:00
Thomas Harte	8ada73b283	Use the outer switch for addressing mode dispatch, saving a lot of syntax.	2022-06-13 08:57:49 -04:00
Thomas Harte	f316cbcf94	The old implementation was correct.	2022-06-11 21:15:08 -04:00
Thomas Harte	2a9a05785c	Bus and address error don't affect interrupt level.	2022-06-11 21:10:24 -04:00
Thomas Harte	0a6b2b7d32	Verify newer CMPA.l, RTE, TRAP[V] and CHK.	2022-06-11 11:17:18 -04:00
Thomas Harte	c3345dd839	Fix MOVEM timing.	2022-06-10 21:52:07 -04:00
Thomas Harte	917b7fbf80	Notarise won't fix status of CLR, NEGX, NEG, NOT.	2022-06-10 16:50:38 -04:00
Thomas Harte	97715e7ccc	Expand test set to include those with timing discrepancies.	2022-06-10 16:34:05 -04:00
Thomas Harte	43c0dea1bd	With the difference in RESET times now factored out, test timing too.	2022-06-10 16:12:54 -04:00
Thomas Harte	2e4652209b	Remove entire RESET sequence, move to testing PEA.	2022-06-10 15:57:54 -04:00
Thomas Harte	aec4bf9d45	Correct TAS timing.	2022-06-10 15:57:35 -04:00
Thomas Harte	e2d811a7a0	Notarise digressions that appear to be correct, remove now-working RTE/RTR.	2022-06-09 21:48:15 -04:00
Thomas Harte	f8643a62e6	Change RTE and RTR read order.	2022-06-09 21:47:28 -04:00