Thomas Harte
|
88964ceac0
|
Eliminated plain pointer passing for object types.
|
2016-07-04 19:33:55 -04:00 |
|
Thomas Harte
|
82b0bc9b58
|
Discovered that this is another meaningful usage of using.
|
2016-07-04 19:10:10 -04:00 |
|
Thomas Harte
|
7fa010a463
|
Attempted to add support for the most basic of control line output, and slightly to optimise the Vic.
|
2016-07-01 19:01:22 -04:00 |
|
Thomas Harte
|
5c85366de2
|
Made an attempt to prevent spurious border colour pushes.
|
2016-06-29 21:22:26 -04:00 |
|
Thomas Harte
|
ff53accca0
|
Demonstrated that issue is coloured borders, made a guess as to buffer exhaustion, upped limits as a temporary fix.
|
2016-06-29 21:16:34 -04:00 |
|
Thomas Harte
|
0182b0483a
|
Added a 'power on' flag that is set automatically at construction but can be declined. Saves all that stuff of every machine having to set and then unset the RST line, and fixes an Electron bug related to that.
|
2016-06-29 19:13:24 -04:00 |
|
Thomas Harte
|
de5d2f1113
|
Ensured the line counter increments late on NTSC.
|
2016-06-27 22:12:55 -04:00 |
|
Thomas Harte
|
69d78dfdb3
|
Removed logging.
|
2016-06-26 21:36:26 -04:00 |
|
Thomas Harte
|
843d1fdca7
|
Added some extra logging while trying to determine what's going on; added interrupt clearing for the control lines.
|
2016-06-26 21:30:06 -04:00 |
|
Thomas Harte
|
c306d705e1
|
Made a quick first attempt at all-the-way-through tape wiring for the Vic.
|
2016-06-26 19:43:09 -04:00 |
|
Thomas Harte
|
37ba42a52f
|
Factored out the stuff of playing a tape, started basic sketch of the Vic-related classes.
|
2016-06-26 19:03:57 -04:00 |
|
Thomas Harte
|
066db59773
|
Made a hasty attempt to implement CA1 and CB1 input as a potential source of interrupts.
|
2016-06-26 16:32:27 -04:00 |
|
Thomas Harte
|
d5e50f5ea0
|
Got a bit more explicit about how ports are identified on the 6522.
|
2016-06-26 12:30:01 -04:00 |
|
Thomas Harte
|
3c9183d034
|
Improved some commenting.
|
2016-06-23 20:43:29 -04:00 |
|
Thomas Harte
|
359ffb9aa7
|
Made some attempt to implement what appears to be the proper address generation logic.
|
2016-06-23 07:32:24 -04:00 |
|
Thomas Harte
|
b753690d5e
|
Made an attempt to adjust the 6560 to a model compatible with that advocated by the available documentation. Exact decision timing may need further work.
|
2016-06-21 22:12:01 -04:00 |
|
Thomas Harte
|
106e56600d
|
Added a DC offset for 6560 volume level, albeit one plucked from thin air.
|
2016-06-21 07:31:14 -04:00 |
|
Thomas Harte
|
fe17d1778c
|
Expanded 6532 tests substantially, beefing up implementation to match.
|
2016-06-20 21:02:42 -04:00 |
|
Thomas Harte
|
88e2b382e5
|
Made an attempt at a full and thorough 6532 implementation (and got a bit more explicit about flag size in the 6502).
|
2016-06-20 18:57:35 -04:00 |
|
Thomas Harte
|
d4b9ff0ca4
|
Doubles up on register mirroring. Will do for now. More to come.
|
2016-06-20 07:27:38 -04:00 |
|
Thomas Harte
|
4db61d98f4
|
Killed the .cpp.
|
2016-06-19 20:21:38 -04:00 |
|
Thomas Harte
|
7cf6008e7c
|
Started some very basic RIOT unit tests; corrected to pass.
|
2016-06-19 20:12:47 -04:00 |
|
Thomas Harte
|
65413f078c
|
Factored out the 6532, eventually to make it testable.
|
2016-06-19 18:57:40 -04:00 |
|
Thomas Harte
|
ce2f5515c0
|
Made some minor documentation improvements, killed 6522.cpp as the 6522 is going to be a template only, attempting to promote good inlining behaviour.
|
2016-06-19 18:11:37 -04:00 |
|
Thomas Harte
|
f4915c5ad6
|
Fixed test and added basic implementation of data direction.
|
2016-06-18 17:17:03 -04:00 |
|
Thomas Harte
|
5d26cd85a3
|
Wrote test case for what appears to be correct timer behaviour if those were acting in isolation. Ensured implementation matches test case.
|
2016-06-18 14:30:23 -04:00 |
|
Thomas Harte
|
394902f409
|
Switched to clocking the 6522 by the half-cycle. Very trivial test now passes.
|
2016-06-18 13:57:10 -04:00 |
|
Thomas Harte
|
595791cee0
|
Made the base 6522 class more abstract: you must now opt-in if you want the IRQ line to be sent to a delegate.
|
2016-06-18 08:51:18 -04:00 |
|
Thomas Harte
|
ce7488dd30
|
Added support for _invertedCells. Treading water a little before making real changes.
|
2016-06-14 21:06:29 -04:00 |
|
Thomas Harte
|
926f819e3b
|
Added some documentation, made the speaker private.
|
2016-06-14 20:00:16 -04:00 |
|
Thomas Harte
|
a2a6e3c818
|
Fixed phase offsets.
|
2016-06-14 18:19:06 -04:00 |
|
Thomas Harte
|
f4884a3481
|
Added the noise channel, albeit not very creatively.
|
2016-06-14 17:50:32 -04:00 |
|
Thomas Harte
|
c18cc4c8f5
|
It appears the Vic's output is sine-ish, after all. Also adjusted centre of display, simultaneously adding some validation on that.
|
2016-06-14 07:29:35 -04:00 |
|
Thomas Harte
|
fdc854c0c2
|
Fixed tone channels; made an attempt at loading PRGs that are supposed to go into RAM.
|
2016-06-13 21:49:59 -04:00 |
|
Thomas Harte
|
efcb196ef7
|
Made a complete attempt at the tone channels.
|
2016-06-13 20:59:01 -04:00 |
|
Thomas Harte
|
f1a45c1011
|
Merge branch 'VicAudio' into Vic-20
|
2016-06-13 19:34:13 -04:00 |
|
Thomas Harte
|
2d23bc46f2
|
Whoops; fixed line count target test.
|
2016-06-13 19:34:01 -04:00 |
|
Thomas Harte
|
5fc36b956c
|
Attempted most basic sketching of a container for Vic audio.
|
2016-06-13 19:30:52 -04:00 |
|
Thomas Harte
|
91c406e065
|
Made an attempt to honour interlaced-frame line counts.
|
2016-06-13 18:21:21 -04:00 |
|
Thomas Harte
|
2e946e785f
|
Settled on half-intensity colour for now, appears likely not to be too incorrect(?)
|
2016-06-13 18:20:21 -04:00 |
|
Thomas Harte
|
e10535181d
|
Made an attempt to implement interlaced video.
|
2016-06-12 22:27:58 -04:00 |
|
Thomas Harte
|
4ad55a7f5e
|
Trimmed the visible area.
|
2016-06-12 18:01:38 -04:00 |
|
Thomas Harte
|
a5efa7543a
|
Added vertical sync, switching fully to the normal NTSC colour space.
|
2016-06-12 17:57:52 -04:00 |
|
Thomas Harte
|
4c2b964cd4
|
Added NTSC-VIC's switching of phase every field.
|
2016-06-12 17:45:25 -04:00 |
|
Thomas Harte
|
6b5a322918
|
Fixed all colours, plus special case no-chroma for black and white.
|
2016-06-12 17:41:52 -04:00 |
|
Thomas Harte
|
580c8bdcbd
|
Ported rest.
|
2016-06-12 17:29:44 -04:00 |
|
Thomas Harte
|
1a2b18f93b
|
Steps towards CPU mapping; diagnostic.
|
2016-06-12 17:27:57 -04:00 |
|
Thomas Harte
|
8abf395202
|
Experimented with table-based GLSL lookups, and a sine curve. Now _exceedingly_ slow, but colours are correct if I pretend I'm in the YUV colour space.
|
2016-06-12 14:57:24 -04:00 |
|
Thomas Harte
|
2992183aae
|
Switched to a lookup table for phase, temporarily in YUV colour space, probably. Working on it.
|
2016-06-12 14:39:17 -04:00 |
|
Thomas Harte
|
ed76e36b18
|
Made basic attempt at 16-line character mode.
|
2016-06-12 11:23:57 -04:00 |
|