Thomas Harte
|
402fa41bc0
|
Corrects initial error value.
|
2021-09-29 22:19:17 -04:00 |
|
Thomas Harte
|
0b9ebafc0f
|
Flip bit deserialisation order.
|
2021-09-28 22:12:13 -04:00 |
|
Thomas Harte
|
140e24ef15
|
Grab further copy flags.
|
2021-09-28 22:11:58 -04:00 |
|
Thomas Harte
|
0c998d60cb
|
Correct test logic for line draws that repeatedly write to the same address.
|
2021-09-28 21:45:55 -04:00 |
|
Thomas Harte
|
ffcd2ea10c
|
Attempts more properly to implement line mode.
|
2021-09-28 21:39:09 -04:00 |
|
Thomas Harte
|
cb460de94d
|
Makes bad first attempt at a Bresenham inner loop.
|
2021-09-27 22:06:00 -04:00 |
|
Thomas Harte
|
f6624bf776
|
Edges mildly closer to line output.
|
2021-09-26 19:18:12 -04:00 |
|
Thomas Harte
|
b4b6c4d86f
|
Attempts to support left and right masks.
|
2021-09-26 18:42:08 -04:00 |
|
Thomas Harte
|
759689ff31
|
Fix line mode flag, add busy status.
|
2021-09-26 18:16:00 -04:00 |
|
Thomas Harte
|
1dfc36f311
|
Flip loop, add modulo mappings.
|
2021-09-26 18:15:32 -04:00 |
|
Thomas Harte
|
1c03ff1d37
|
Fix bltdptl to bltbptl misstatement; remove pre-DMA writes.
|
2021-09-26 18:14:50 -04:00 |
|
Thomas Harte
|
19dd2f92bd
|
Implements test case. Failing at present, naturally.
|
2021-09-25 21:52:41 -04:00 |
|
Thomas Harte
|
acfaa016a0
|
Adds a capture of traffic leading up to the Workbench boot logo.
Around which to construct a test case.
|
2021-09-25 18:10:07 -04:00 |
|
Thomas Harte
|
732761433a
|
Merge branch 'master' into HeaderOnly6502
|
2021-09-23 23:00:11 -04:00 |
|
Thomas Harte
|
9012a7f5e1
|
Merge branch 'master' into Amiga
|
2021-09-23 23:00:03 -04:00 |
|
Thomas Harte
|
e957b471b2
|
Merge pull request #989 from TomHarte/Xcode13
Resolves Clang 13 implicit conversion warnings.
|
2021-09-23 22:59:42 -04:00 |
|
Thomas Harte
|
e5a5faa417
|
Resolves Clang 13 implicit conversion warnings.
|
2021-09-23 22:53:41 -04:00 |
|
Thomas Harte
|
313dbe05e0
|
Switch to more consistent inlining.
|
2021-09-23 22:36:15 -04:00 |
|
Thomas Harte
|
adf7124e2c
|
Eliminate 6502Base.cpp.
|
2021-09-23 22:33:33 -04:00 |
|
Thomas Harte
|
c4ab2bbeed
|
Hard-code fetch window width. For now.
|
2021-09-23 22:06:13 -04:00 |
|
Thomas Harte
|
42ef459e20
|
Resolve resting values.
|
2021-09-23 22:05:59 -04:00 |
|
Thomas Harte
|
cad1a9e0f1
|
Correct bit test.
|
2021-09-23 20:42:31 -04:00 |
|
Thomas Harte
|
f1d514470d
|
Add note to future self.
|
2021-09-23 20:29:39 -04:00 |
|
Thomas Harte
|
9a7a54f22f
|
Take alternative guess as to meaning of 'use' bits.
|
2021-09-23 18:42:12 -04:00 |
|
Thomas Harte
|
137d1c61bd
|
Allow for channel enables and blitting direction.
|
2021-09-23 18:38:37 -04:00 |
|
Thomas Harte
|
adc071ed7a
|
Fix: modulos are 15-bit signed, the minterms are also in regular BLTCON0.
|
2021-09-23 18:30:35 -04:00 |
|
Thomas Harte
|
e06f470044
|
Ensure no implicit conversion from int to IntT.
|
2021-09-23 18:30:04 -04:00 |
|
Thomas Harte
|
ab69fe56c9
|
Take a first shot at magical instant blitting.
|
2021-09-23 18:13:51 -04:00 |
|
Thomas Harte
|
60bad22a91
|
Correct fetch window.
|
2021-09-23 18:13:24 -04:00 |
|
Thomas Harte
|
7092429f7c
|
Added some notes to self on line mode.
|
2021-09-20 23:08:26 -04:00 |
|
Thomas Harte
|
fa800bb809
|
Introduces code for minterm application.
|
2021-09-20 19:13:23 -04:00 |
|
Thomas Harte
|
e15f1103a0
|
Takes a shot at low resolution shifting.
|
2021-09-20 19:00:52 -04:00 |
|
Thomas Harte
|
a4263b5a8c
|
Ties bitplane collection to line position.
Outgoing bug: incrementing the video relative offset too often, due to cycles that are discovered to be CPU-targetted.
|
2021-09-19 21:55:45 -04:00 |
|
Thomas Harte
|
3d85f820f4
|
Add missing file to kiosk project.
|
2021-09-16 21:29:11 -04:00 |
|
Thomas Harte
|
245b7baa61
|
Moves the Copper into its own file.
|
2021-09-16 21:17:23 -04:00 |
|
Thomas Harte
|
0eeaaa150a
|
Correct Copper start address.
|
2021-09-16 21:01:37 -04:00 |
|
Thomas Harte
|
692d87f446
|
Attempts to restrict blitter slot allocation.
|
2021-09-16 19:56:28 -04:00 |
|
Thomas Harte
|
6572efe2a7
|
Clarifies word addressing.
|
2021-09-16 08:24:52 -04:00 |
|
Thomas Harte
|
8aac2bd029
|
Stubs in serial port status.
|
2021-09-14 21:53:07 -04:00 |
|
Thomas Harte
|
add11db369
|
Factors out DMADevice, which is now a parent of Blitter.
|
2021-09-14 20:51:32 -04:00 |
|
Thomas Harte
|
e47eab1d40
|
Merge branch 'master' into Amiga
|
2021-09-14 20:27:59 -04:00 |
|
Thomas Harte
|
2f86dfdf2b
|
Merge pull request #987 from TomHarte/IIgsImprovements
Further iterates the IIgs towards full functionality.
|
2021-09-14 20:27:25 -04:00 |
|
Thomas Harte
|
fa71ae3174
|
Add apology.
|
2021-09-14 20:23:36 -04:00 |
|
Thomas Harte
|
dfcd1508c9
|
Establishes valid initial BRAM.
|
2021-09-10 19:56:20 -04:00 |
|
Thomas Harte
|
0ca4631279
|
Switch to zero-initialised state; be more careful about resetting data.
|
2021-09-09 23:08:13 -04:00 |
|
Thomas Harte
|
7e5fc4444a
|
Default to ROM01.
|
2021-09-09 22:09:09 -04:00 |
|
Thomas Harte
|
a6221ca322
|
Reload data only if an output is found.
|
2021-09-09 22:07:03 -04:00 |
|
Thomas Harte
|
d8e42c4379
|
Tweak guess at initial state.
|
2021-09-09 22:06:36 -04:00 |
|
Thomas Harte
|
3bf109ae0b
|
Merge pull request #986 from TomHarte/IIgsSync
Stabilises Apple IIgs display.
|
2021-09-09 20:14:40 -04:00 |
|
Thomas Harte
|
dd37fa49a0
|
Stabilises Apple IIgs display.
|
2021-09-09 20:08:15 -04:00 |
|