Thomas Harte
|
ed586e80bc
|
Don't write to the PC with logical operations.
|
2024-03-05 09:32:35 -05:00 |
|
Thomas Harte
|
871c5467d7
|
Avoid sign change.
|
2024-03-05 09:31:42 -05:00 |
|
Thomas Harte
|
387791635e
|
Start to establish a memory map.
|
2024-03-04 21:43:06 -05:00 |
|
Thomas Harte
|
b7a1363add
|
Add an incorrect execution loop.
|
2024-03-04 21:09:24 -05:00 |
|
Thomas Harte
|
341b705bef
|
Remove pointless check.
|
2024-03-04 14:11:44 -05:00 |
|
Thomas Harte
|
0b65aa39cd
|
Add explicit assignment operator.
|
2024-03-04 14:09:53 -05:00 |
|
Thomas Harte
|
1b7c3644f4
|
Eliinate meaningless 'const'.
|
2024-03-04 14:09:27 -05:00 |
|
Thomas Harte
|
0cdca12e06
|
Resolve type mismatches.
|
2024-03-04 13:53:46 -05:00 |
|
Thomas Harte
|
61d4c69e45
|
Fix template parameter reference.
|
2024-03-04 13:25:40 -05:00 |
|
Thomas Harte
|
79865e295b
|
Avoid ambiguous template parameter; use standard type.
|
2024-03-04 12:20:40 -05:00 |
|
Thomas Harte
|
1f43047de8
|
Loop the ARM executor into the build.
|
2024-03-04 12:08:46 -05:00 |
|
Thomas Harte
|
6f0ad0ab71
|
Add an empty Archimedes shell.
|
2024-03-04 12:06:43 -05:00 |
|
Thomas Harte
|
447734b1e9
|
Merge pull request #1354 from TomHarte/Acorn
Reorganise 'Electron' under 'Acorn'.
|
2024-03-04 11:55:56 -05:00 |
|
Thomas Harte
|
3e80651a0e
|
Collect 'Electron' under 'Acorn'.
|
2024-03-04 11:31:25 -05:00 |
|
Thomas Harte
|
692a9da2e4
|
Merge pull request #1353 from TomHarte/ArchmidesAnalysis
Add a through path for Archimedes disk images.
|
2024-03-04 10:57:19 -05:00 |
|
Thomas Harte
|
e27312c980
|
Add to machine lists.
|
2024-03-04 10:19:06 -05:00 |
|
Thomas Harte
|
eae92a0cdb
|
Add a through path for Archimedes disk images.
|
2024-03-04 10:13:57 -05:00 |
|
Thomas Harte
|
95cc34ba23
|
Merge pull request #1352 from TomHarte/ByeByeActive
Obscure storage for active registers.
|
2024-03-03 22:09:34 -05:00 |
|
Thomas Harte
|
7532b461cd
|
Merge pull request #1351 from TomHarte/PositiveExpression
Express offset test as positive logic.
|
2024-03-03 22:03:37 -05:00 |
|
Thomas Harte
|
230e9c6327
|
Obscure active .
|
2024-03-03 21:43:30 -05:00 |
|
Thomas Harte
|
11c4d2f09e
|
Add further exposition.
|
2024-03-03 21:38:27 -05:00 |
|
Thomas Harte
|
f2db1b4aae
|
Merge branch 'TiedDown' into PositiveExpression
|
2024-03-03 21:31:26 -05:00 |
|
Thomas Harte
|
b42a6e447d
|
Tie down more corners.
|
2024-03-03 21:29:53 -05:00 |
|
Thomas Harte
|
8a83d71560
|
Fix condition.
|
2024-03-03 14:40:05 -05:00 |
|
Thomas Harte
|
9fd7d5c10f
|
Switch test and meaning.
|
2024-03-03 14:34:21 -05:00 |
|
Thomas Harte
|
7a5ed6c427
|
Merge pull request #1350 from TomHarte/ArchimedesROM
Add RISC OS catalogue entry; do some basic ARM debugging.
|
2024-03-03 14:32:25 -05:00 |
|
Thomas Harte
|
4e7963ee81
|
Clarify PC semantics; remove faulty underscore.
|
2024-03-03 14:11:02 -05:00 |
|
Thomas Harte
|
945b7e90da
|
Add just enough to persuade self that execution is broadly sane.
|
2024-03-03 14:03:08 -05:00 |
|
Thomas Harte
|
99f0233b76
|
Fix immediate offset and data processing operation.
|
2024-03-02 23:27:37 -05:00 |
|
Thomas Harte
|
62da0dee7f
|
Unify reads.
|
2024-03-02 23:15:17 -05:00 |
|
Thomas Harte
|
1663d3d9d1
|
Introduce disaster of an attempted test run.
|
2024-03-02 22:40:12 -05:00 |
|
Thomas Harte
|
37499d493a
|
Fix model name.
|
2024-03-02 21:47:09 -05:00 |
|
Thomas Harte
|
c0dd96eb7c
|
Add a catalogue entry for RISC OS.
|
2024-03-02 21:44:27 -05:00 |
|
Thomas Harte
|
2abae4c8bf
|
Merge pull request #1349 from TomHarte/BarrelShifterTests
Introduce barrel-shifter tests.
|
2024-03-02 15:24:06 -05:00 |
|
Thomas Harte
|
c865da67e0
|
Introduce further barrel-shifter tests.
|
2024-03-02 15:12:03 -05:00 |
|
Thomas Harte
|
e6f77a9b80
|
Add logical right-shift tests.
|
2024-03-01 18:06:54 -05:00 |
|
Thomas Harte
|
7b28b3d634
|
Merge pull request #1343 from TomHarte/ARM2Ops
Attempt an implementation of the ARM2 instruction set.
|
2024-03-01 15:20:28 -05:00 |
|
Thomas Harte
|
42ba6d1281
|
Relocate execution code appropriately.
|
2024-03-01 15:02:47 -05:00 |
|
Thomas Harte
|
85b7afd530
|
Attempt a complete block data transfer.
|
2024-03-01 14:48:36 -05:00 |
|
Thomas Harte
|
f2f59a4de5
|
Attempt to deal with data aborts.
|
2024-03-01 10:38:08 -05:00 |
|
Thomas Harte
|
5759798ad7
|
Deal with downward write order.
|
2024-02-29 14:34:20 -05:00 |
|
Thomas Harte
|
ab1dd7f57e
|
Implement a little of block data transfer.
|
2024-02-29 11:33:40 -05:00 |
|
Thomas Harte
|
53a2ea3a57
|
Add address exception.
|
2024-02-29 10:49:11 -05:00 |
|
Thomas Harte
|
1f1e7236be
|
Add rotation.
|
2024-02-29 10:47:41 -05:00 |
|
Thomas Harte
|
fd2c5b6679
|
Make a quick first attempt at memory accesses.
|
2024-02-29 10:18:09 -05:00 |
|
Thomas Harte
|
0b287c55d5
|
Edge towards single data transfer.
|
2024-02-29 10:02:57 -05:00 |
|
Thomas Harte
|
0de8240238
|
Merge branch 'master' into ARM2Ops
|
2024-02-28 22:21:31 -05:00 |
|
Thomas Harte
|
1449b2a2a6
|
Merge pull request #1347 from TomHarte/AppleIIFlashRate
Double Apple II flash rate.
|
2024-02-28 22:21:05 -05:00 |
|
Thomas Harte
|
0f691766ee
|
Double flash rate.
|
2024-02-28 22:13:22 -05:00 |
|
Thomas Harte
|
3ce05e9de1
|
Merge pull request #1346 from TomHarte/AppleIIReset
Propagate reset to the auxiliary switches.
|
2024-02-28 22:02:08 -05:00 |
|