Thomas Harte
|
ecb5a0b8cc
|
Incorporates ADDX tests and fixes ADDX PreDec.
|
2019-06-25 19:18:07 -04:00 |
|
Thomas Harte
|
e12e8fc616
|
Incorporates ASR tests, and fixes ASR (xxx).w.
... which was re-injecting the wrong bit to preserve sign.
|
2019-06-25 18:44:31 -04:00 |
|
Thomas Harte
|
1fbbf32cd2
|
Adds ASL tests, and corrects ASL (xxx).w.
Overflow is wrong on other ASLs though, I think.
|
2019-06-25 18:09:01 -04:00 |
|
Thomas Harte
|
31edb15369
|
Reduces 68000 startup costs a little further.
|
2019-06-25 17:41:13 -04:00 |
|
Thomas Harte
|
e830d23533
|
Incorporates TRAPV tests.
|
2019-06-24 21:21:35 -04:00 |
|
Thomas Harte
|
9a666fb8cc
|
Imports NEG tests and fixes NEG.l Dn timing.
|
2019-06-24 19:43:30 -04:00 |
|
Thomas Harte
|
0e208ed432
|
Fixes cycle counting in the test machine.
|
2019-06-24 17:55:09 -04:00 |
|
Thomas Harte
|
c8b769de8a
|
Completes import of LSL tests and fixes various LSL issues.
Including LSL (xxx).w actually being LSR, and the carry flag generally being questionable.
|
2019-06-24 17:45:38 -04:00 |
|
Thomas Harte
|
c447655047
|
Resolves assumption that shifts greater than the bit count of the relevant int are well-defined in C.
|
2019-06-24 16:51:43 -04:00 |
|
Thomas Harte
|
3ec9a1d869
|
Incorporates JMP tests, fixes JSR (xxx).l timing.
|
2019-06-24 15:36:33 -04:00 |
|
Thomas Harte
|
faef917cbd
|
Improves resizeable microcycle test.
|
2019-06-24 10:55:22 -04:00 |
|
Thomas Harte
|
d27ba90c07
|
Attempts to introduce more rigour to variable-length instruction handling.
|
2019-06-24 10:43:28 -04:00 |
|
Thomas Harte
|
db4ca746e3
|
Introduces BSET tests, fixes BSET timing.
|
2019-06-23 22:53:37 -04:00 |
|
Thomas Harte
|
d50fbfb506
|
Imports EXG and PEA tests, and fixes EXG timing.
|
2019-06-23 22:21:25 -04:00 |
|
Thomas Harte
|
86fdc75feb
|
Incorporates RTR test, adding a ProcessorState helper.
|
2019-06-23 18:37:32 -04:00 |
|
Thomas Harte
|
b63231523a
|
Completes import of ROL tests.
|
2019-06-23 17:33:12 -04:00 |
|
Thomas Harte
|
70e296674d
|
Starts import of ROL tests.
Including time tests, this time.
|
2019-06-22 22:42:57 -04:00 |
|
Thomas Harte
|
8c8493bc9d
|
Ensures proper loading of the SP at reset.
|
2019-06-21 18:20:26 -04:00 |
|
Thomas Harte
|
ccfe1b13cb
|
Imports DIVS, MULS and MOVE from SR tests.
Not all passing.
|
2019-06-21 16:03:11 -04:00 |
|
Thomas Harte
|
0c1c10bc66
|
Introduces a test that proves that DIVS' attempt to set proper timing isn't working.
|
2019-06-20 19:29:02 -04:00 |
|
Thomas Harte
|
fafd1801fe
|
Introduces first DIVS test, and associated fixes.
|
2019-06-20 19:02:03 -04:00 |
|
Thomas Harte
|
79d8d27b4c
|
Reintroduces use of locations_by_bus_step_ to decrease 68000 construction time.
|
2019-06-20 15:10:11 -04:00 |
|
Thomas Harte
|
440f52c943
|
Incorporates TRAP test.
|
2019-06-19 21:18:30 -04:00 |
|
Thomas Harte
|
91ced056d2
|
Adds tests for ADD. No failures.
|
2019-06-19 18:56:21 -04:00 |
|
Thomas Harte
|
8dace34e63
|
Imports third-party tests for ABCD, and thereby fixes ABCD.
|
2019-06-19 18:13:06 -04:00 |
|
Thomas Harte
|
8182b0363f
|
Adds enum to help with status decoding.
|
2019-06-19 17:01:49 -04:00 |
|
Thomas Harte
|
c5b036fedf
|
Ensures aborted decodes don't overwrite prior correct ones.
|
2019-06-19 17:00:44 -04:00 |
|
Thomas Harte
|
e26ddd0ed5
|
Corrects address fetches for CMPI.l #, (xxx).w.
|
2019-06-19 13:52:56 -04:00 |
|
Thomas Harte
|
ca83431e54
|
Fixed: Scc is a byte operation.
It was, until now, post-incrementing and pre-decrementing registers other than A7 incorrectly.
|
2019-06-19 13:15:12 -04:00 |
|
Thomas Harte
|
00c32e4b59
|
Further miscellaneous changes to debug logging. All temporary.
|
2019-06-18 10:34:31 -04:00 |
|
Thomas Harte
|
877b46d2c1
|
Advances IWM/drive emulation very close to the point of 'Welcome to Macintosh'.
|
2019-06-15 16:08:54 -04:00 |
|
Thomas Harte
|
bde975a3b9
|
Possibly mights the tiniest bit of headway with 'the IWM'.
I'm now pretty sure that my 3.5" drive, which for now is implemented in the IWM (yuck) is just responding to queries incorrectly.
|
2019-06-13 22:38:09 -04:00 |
|
Thomas Harte
|
f6f9024631
|
Corrects Macintosh aspect ratio (and framing).
|
2019-06-13 18:41:38 -04:00 |
|
Thomas Harte
|
59a94943aa
|
Resolves final set of build warnings.
|
2019-06-13 10:55:29 -04:00 |
|
Thomas Harte
|
bf4889f238
|
Reduces warnings to 6.
|
2019-06-13 10:43:00 -04:00 |
|
Thomas Harte
|
7cc5afd798
|
Eliminates another couple of implicit type conversion warnings.
|
2019-06-13 10:30:26 -04:00 |
|
Thomas Harte
|
11ab021672
|
Further reduces implicit conversion warnings, to 17.
|
2019-06-13 10:27:49 -04:00 |
|
Thomas Harte
|
feafd4bdae
|
Eliminates further type conversion warnings.
|
2019-06-13 10:20:17 -04:00 |
|
Thomas Harte
|
d6150645c0
|
By hook or by crook, mouse input now works.
|
2019-06-12 22:19:25 -04:00 |
|
Thomas Harte
|
ec5701459c
|
Makes various temporary logging changes.
|
2019-06-11 19:54:07 -04:00 |
|
Thomas Harte
|
697e094a4e
|
Sketches out the absolute basics of an SCC interface.
|
2019-06-08 18:47:11 -04:00 |
|
Thomas Harte
|
e9d0676e75
|
Fiddles further with the tachometer.
|
2019-06-06 21:36:19 -04:00 |
|
Thomas Harte
|
7591906777
|
Numerous IWM fixes: the machine now seems to be trying to measure the tachometer.
|
2019-06-06 18:32:11 -04:00 |
|
Thomas Harte
|
058fe3e986
|
Fixes some other low-hanging warning fruit.
|
2019-06-04 16:47:10 -04:00 |
|
Thomas Harte
|
51ee83a427
|
Resolves a further 11 conversion errors.
|
2019-06-04 16:34:45 -04:00 |
|
Thomas Harte
|
5b21da7874
|
Reduces number of warnings to 70.
|
2019-06-04 16:27:09 -04:00 |
|
Thomas Harte
|
bd7f00bd9c
|
Resolves a further handful of implicit type conversion warnings.
|
2019-06-04 15:43:44 -04:00 |
|
Thomas Harte
|
4d4ddded6d
|
Fixes register-relative JMP and JSR.
|
2019-06-03 15:29:50 -04:00 |
|
Thomas Harte
|
881feb1bd3
|
Adds preliminary parsing of the Disk Copy 4.2 format.
|
2019-06-02 13:39:25 -04:00 |
|
Thomas Harte
|
035f07877c
|
Reduces conversions to vector.
|
2019-05-30 12:08:35 -04:00 |
|