1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-12-25 18:30:21 +00:00
CLK/Processors
Thomas Harte db03b03276 Corrects [AND/OR/EOR].bw Dn, -(An) to decrement destination.
It was previously doing a predecrement on the internal source address, which is unused. This fixes at least Dan Dare III and Silkworm.
2019-11-09 11:25:23 -05:00
..
6502
68000 Corrects [AND/OR/EOR].bw Dn, -(An) to decrement destination. 2019-11-09 11:25:23 -05:00
Z80 Expands size of storage in Cycles/HalfCycles; adjusts widely to compensate. 2019-10-29 22:36:29 -04:00
AllRAMProcessor.cpp
AllRAMProcessor.hpp
RegisterSizes.hpp