This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
CLK
Watch
1
Star
0
Fork
0
You've already forked CLK
mirror of
https://github.com/TomHarte/CLK.git
synced
2024-08-26 06:29:04 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
1d03793f22
CLK
/
Components
History
Thomas Harte
ced644b103
It seems likely that an AY divides its clock by 8, not 16. I had conflated wave frequency and counter clock.
2017-01-11 22:03:01 -05:00
..
1770
Added a CRC check for read address, ensured CRC, lost data and record not found are initially reset.
2017-01-01 21:00:25 -05:00
6522
Converted all 'Components' to postfix underscores.
2016-12-03 10:51:09 -05:00
6532
Converted all 'Components' to postfix underscores.
2016-12-03 10:51:09 -05:00
6560
Restored Vic audio.
2016-12-03 17:10:47 -05:00
AY38910
It seems likely that an AY divides its clock by 8, not 16. I had conflated wave frequency and counter clock.
2017-01-11 22:03:01 -05:00