This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
CLK
Watch
1
Star
0
Fork
0
You've already forked CLK
mirror of
https://github.com/TomHarte/CLK.git
synced
2025-01-28 13:30:55 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
CLK
/
OSBindings
/
Mac
/
Clock SignalTests
/
Bridges
History
Thomas Harte
189122ab84
Fixes test units.
2020-01-27 20:35:58 -05:00
..
C1540Bridge.h
…
C1540Bridge.mm
Embraces std::make_[unique/shared] in place of .reset(new .
2019-12-23 21:31:46 -05:00
Clock SignalTests-Bridging-Header.h
…
DigitalPhaseLockedLoopBridge.h
Promote DigitalPhaseLockedLoop to a template, simplify to O(1) add_pulse.
2020-01-12 17:25:21 -05:00
DigitalPhaseLockedLoopBridge.mm
Fixes test units.
2020-01-27 20:35:58 -05:00
MOS6522Bridge.h
Introduces an initial shift unit test, and makes it pass.
2019-07-07 22:13:36 -04:00
MOS6522Bridge.mm
Standardises on
read
and
write
for bus accesses.
2020-01-05 13:40:02 -05:00
MOS6532Bridge.h
…
MOS6532Bridge.mm
Standardises on
read
and
write
for bus accesses.
2020-01-05 13:40:02 -05:00
TestMachine6502.h
…
TestMachine6502.mm
Expands size of storage in Cycles/HalfCycles; adjusts widely to compensate.
2019-10-29 22:36:29 -04:00
TestMachine.h
…
TestMachine.mm
…
TestMachine+ForSubclassEyesOnly.h
…
TestMachineZ80.h
…
TestMachineZ80.mm
Expands size of storage in Cycles/HalfCycles; adjusts widely to compensate.
2019-10-29 22:36:29 -04:00
