This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
CLK
Watch
1
Star
0
Fork
0
You've already forked CLK
mirror of
https://github.com/TomHarte/CLK.git
synced
2024-11-30 04:50:08 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
530cf3dcbb
CLK
/
Outputs
/
CRT
History
Thomas Harte
c18cc4c8f5
It appears the Vic's output is sine-ish, after all. Also adjusted centre of display, simultaneously adding some validation on that.
2016-06-14 07:29:35 -04:00
..
Internals
Switched to a lookup table for phase, temporarily in YUV colour space, probably. Working on it.
2016-06-12 14:39:17 -04:00
CRT.cpp
It appears the Vic's output is sine-ish, after all. Also adjusted centre of display, simultaneously adding some validation on that.
2016-06-14 07:29:35 -04:00
CRT.hpp
Fixed potential output error if buffer top were hit; clarified buffer size constants.
2016-05-10 19:04:03 -04:00
CRTTypes.hpp