1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-26 08:49:37 +00:00
CLK/Components
2023-01-07 12:48:43 -05:00
..
1770
5380 Continue DMA requests if writing, even after a phase mismatch. 2022-09-15 16:46:22 -04:00
6522
6526
6532
6560 Switch name back to emphasise _async_. 2022-07-16 14:41:04 -04:00
6845
6850
8255
8272
8530
9918 Make VRAM access delay a timing property. 2023-01-07 12:48:43 -05:00
68901
AppleClock
AudioToggle Switch name back to emphasise _async_. 2022-07-16 14:41:04 -04:00
AY38910 Switch name back to emphasise _async_. 2022-07-16 14:41:04 -04:00
DiskII
KonamiSCC Switch name back to emphasise _async_. 2022-07-16 14:41:04 -04:00
OPx Switch name back to emphasise _async_. 2022-07-16 14:41:04 -04:00
Serial
SN76489 Switch name back to emphasise _async_. 2022-07-16 14:41:04 -04:00