1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-12-25 18:30:21 +00:00
CLK/Machines/Apple/AppleIIgs
Thomas Harte f50e8b5106 If I'm going to maintain the max_address approach, & is 'correct'.
% +1 would be 'more correct', but I think this approach is probably misguided.
2021-01-27 18:31:11 -05:00
..
ADB.cpp If I'm going to maintain the max_address approach, & is 'correct'. 2021-01-27 18:31:11 -05:00
ADB.hpp Attempts properly to track ADB bus activity. 2021-01-25 17:43:22 -05:00
AppleIIgs.cpp Attempts properly to track ADB bus activity. 2021-01-25 17:43:22 -05:00
AppleIIgs.hpp Factors out the IIgs memory map logic. 2020-10-25 21:10:04 -04:00
MemoryMap.hpp More clarity tweaks. 2020-12-10 22:47:11 -05:00
Sound.cpp Closes the loop on interrupts. 2020-11-26 19:56:42 -05:00
Sound.hpp Ensures safe startup of the Ensoniq. 2020-12-09 19:46:32 -05:00
Video.cpp This register appears to be read/write. 2020-12-11 21:43:34 -05:00
Video.hpp This register appears to be read/write. 2020-12-11 21:43:34 -05:00