mirror of
https://github.com/TomHarte/CLK.git
synced 2025-02-28 06:29:37 +00:00
908d3b0ee5
At an initial look, I think the shift register should end up on the data bus for all odd accesses. Need to investigate more thoroughly.