1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-26 08:49:37 +00:00
CLK/Machines/Apple
Thomas Harte adda3d8f42 Attempts a 'full' model of 2.8Mhz access timing.
i.e. full to my current understanding.
2020-11-14 19:10:41 -05:00
..
AppleII Gives the two sets of switches responsibility for supplying 'state'. 2020-11-09 22:11:20 -05:00
AppleIIgs Attempts a 'full' model of 2.8Mhz access timing. 2020-11-14 19:10:41 -05:00
Macintosh Factors Apple's RTC out of the Macintosh. 2020-10-29 21:03:02 -04:00