mirror of
https://github.com/TomHarte/CLK.git
synced 2024-11-29 12:50:28 +00:00
24b3faa427
Adjusts the Oric, Vic-20 and C-1540 accordingly, albeit with the quickest possible solutions.
64 lines
1.3 KiB
C++
64 lines
1.3 KiB
C++
//
|
|
// 6522Storage.hpp
|
|
// Clock Signal
|
|
//
|
|
// Created by Thomas Harte on 04/09/2017.
|
|
// Copyright © 2017 Thomas Harte. All rights reserved.
|
|
//
|
|
|
|
#ifndef _522Storage_hpp
|
|
#define _522Storage_hpp
|
|
|
|
#include <cstdint>
|
|
|
|
namespace MOS {
|
|
namespace MOS6522 {
|
|
|
|
class MOS6522Storage {
|
|
protected:
|
|
// Phase toggle
|
|
bool is_phase2_ = false;
|
|
|
|
// The registers
|
|
struct Registers {
|
|
// "A low reset (RES) input clears all R6522 internal registers to logic 0"
|
|
uint8_t output[2] = {0, 0};
|
|
uint8_t input[2] = {0, 0};
|
|
uint8_t data_direction[2] = {0, 0};
|
|
uint16_t timer[2] = {0, 0};
|
|
uint16_t timer_latch[2] = {0, 0};
|
|
uint16_t last_timer[2] = {0, 0};
|
|
int next_timer[2] = {-1, -1};
|
|
uint8_t shift = 0;
|
|
uint8_t auxiliary_control = 0;
|
|
uint8_t peripheral_control = 0;
|
|
uint8_t interrupt_flags = 0;
|
|
uint8_t interrupt_enable = 0;
|
|
bool timer_needs_reload = false;
|
|
} registers_;
|
|
|
|
// control state
|
|
struct {
|
|
bool line_one = false;
|
|
bool line_two = false;
|
|
} control_inputs_[2];
|
|
|
|
bool timer_is_running_[2] = {false, false};
|
|
bool last_posted_interrupt_status_ = false;
|
|
|
|
enum InterruptFlag: uint8_t {
|
|
CA2ActiveEdge = 1 << 0,
|
|
CA1ActiveEdge = 1 << 1,
|
|
ShiftRegister = 1 << 2,
|
|
CB2ActiveEdge = 1 << 3,
|
|
CB1ActiveEdge = 1 << 4,
|
|
Timer2 = 1 << 5,
|
|
Timer1 = 1 << 6,
|
|
};
|
|
};
|
|
|
|
}
|
|
}
|
|
|
|
#endif /* _522Storage_hpp */
|