This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
CLK
Watch
1
Star
0
Fork
0
You've already forked CLK
mirror of
https://github.com/TomHarte/CLK.git
synced
2025-01-27 22:30:49 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
CLK
/
Storage
/
Disk
History
Thomas Harte
c2bd5be51a
This seems to be the proper interpretation of speeds?
2020-01-19 20:42:51 -05:00
..
Controller
Eliminates the optionality of a DPLL receiver.
2020-01-12 17:45:02 -05:00
DiskImage
This seems to be the proper interpretation of speeds?
2020-01-19 20:42:51 -05:00
DPLL
Makes a more concrete attempt at track/sector combination.
2020-01-12 22:18:31 -05:00
Encodings
Properly flags up overloads.
2020-01-19 20:37:54 -05:00
Parsers
…
Track
Adds the ability for a PCMSegment to maintain 'fuzzy' (i.e. random) bits. Implements an LFSR for bit generation.
2020-01-19 20:09:11 -05:00
Disk.hpp
…
Drive.cpp
Allows the type of RDY signal to be specified.
2020-01-16 21:34:48 -05:00
Drive.hpp
Allows the type of RDY signal to be specified.
2020-01-16 21:34:48 -05:00
