This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
CLK
Watch
1
Star
0
Fork
0
You've already forked CLK
mirror of
https://github.com/TomHarte/CLK.git
synced
2025-01-27 06:35:04 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
CLK
/
Storage
/
Disk
History
Thomas Harte
d832e5e10d
Reduced 1540 PLL to running at 4Mhz. Which is possibly correct (?) Made minor change to avoid divide if possible.
2016-08-02 21:28:50 -04:00
..
Encodings
Some minor tidying, lots more of the caveman stuff as I try to determine what I'm doing wrong.
2016-08-01 09:43:08 -04:00
Formats
It appears the problem is as simple as sectors being counted from zero.
2016-08-01 10:08:38 -04:00
DigitalPhaseLockedLoop.cpp
Reduced 1540 PLL to running at 4Mhz. Which is possibly correct (?) Made minor change to avoid divide if possible.
2016-08-02 21:28:50 -04:00
DigitalPhaseLockedLoop.hpp
Switched to a much-more straightforward PLL. I think I'm just fiddling now rather than moving forwards. Probably time to move on?
2016-07-28 11:32:14 -04:00
Disk.cpp
…
Disk.hpp
…
DiskDrive.cpp
Reeled back all appropriate pieces of caveman debugging.
2016-07-31 13:42:34 -04:00
DiskDrive.hpp
Reduced possibility of overflow on LCM, improved commenting widely, removed one stale piece of G64 bootstrapping caveman stuff.
2016-08-01 06:04:55 -04:00
PCMTrack.cpp
Made a first attempt at D64 support. Made an error somewhere but this should be 90% of it.
2016-08-01 08:41:16 -04:00
PCMTrack.hpp
Made a first attempt at D64 support. Made an error somewhere but this should be 90% of it.
2016-08-01 08:41:16 -04:00