6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-08-09 05:25:01 +00:00
Code Issues Projects Releases Wiki Activity
Files
eccf5ca043eacc19901f3d29ce1f3c4b78db4f54
CLK/Machines/Apple/AppleIIgs
History
Thomas Harte eccf5ca043 Makes first effort to wire up the ADB vertical blank input. 
However: looking at the disassembly, I'm not sure it really is wired to INTR. So work to do.
2021-02-14 22:20:58 -05:00
..
ADB.cpp
Makes first effort to wire up the ADB vertical blank input.
2021-02-14 22:20:58 -05:00
ADB.hpp
Makes first effort to wire up the ADB vertical blank input.
2021-02-14 22:20:58 -05:00
AppleIIgs.cpp
Makes first effort to wire up the ADB vertical blank input.
2021-02-14 22:20:58 -05:00
AppleIIgs.hpp
Factors out the IIgs memory map logic.
2020-10-25 21:10:04 -04:00
MemoryMap.hpp
More clarity tweaks.
2020-12-10 22:47:11 -05:00
Sound.cpp
Closes the loop on interrupts.
2020-11-26 19:56:42 -05:00
Sound.hpp
Ensures safe startup of the Ensoniq.
2020-12-09 19:46:32 -05:00
Video.cpp
Makes first effort to wire up the ADB vertical blank input.
2021-02-14 22:20:58 -05:00
Video.hpp
This register appears to be read/write.
2020-12-11 21:43:34 -05:00