cae34d61d1
Ensure the Z80 unit tests run successfully to completion.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-09-07 01:04:09 +01:00
9b43b74c28
Rationalise some of the reset/initialise logic across pProcessor implementations.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-09-01 16:01:40 +01:00
e70686c5de
Some more rationalisation of processor execution/stepping strategies.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-08-30 23:17:34 +01:00
91c8855183
Share i8080 and Z80 I/O implementations.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-08-28 21:41:10 +01:00
329fd269ed
Share some more code from the 6502 processor implementation.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-08-28 18:52:48 +01:00
19c0b93262
Changes to the "const"ness of peek necessitate some changes.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-08-24 11:06:23 +01:00
016b3bca59
Switch to a memory read/write event driven model. All tests passing.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-08-06 17:06:48 +01:00
b6dd48ca63
Some more small clarifications of shared processor implementation.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-07-25 18:56:43 +01:00
dfc02c7e54
Remove pointless comment.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@arup.com >
2017-07-24 22:02:55 +01:00
19966f6ad8
Z80 eight bit increment/decrement can be simplified a little
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-07-22 10:05:35 +01:00
beca76d733
Share instruction decoding mechanism between Intel derived processors.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-07-21 13:33:17 +01:00
36fbee35fb
Bring the various IntelProcessor derived processors a little closer together.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@arup.com >
2017-07-19 13:59:28 +01:00
f52edaf8bc
Tidy up 16-bit add/subtract to properly use MEMPTR.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-07-03 21:42:18 +01:00
6af1857cb0
A few minor consistency tweaks to the i8080 and z80 processors.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-07-02 17:38:19 +01:00
8f57fac3ee
Use the same optimisation techniques on the Z80 header. Up to 233Mhz now.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-06-29 21:35:52 +01:00
954887217f
Performance mods: probably about 30% speedup: the best yet.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-06-29 00:50:34 +01:00
7582d65ea3
Lots more method tidy ups in search of performance.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@arup.com >
2017-06-28 15:39:31 +01:00
35efc86195
Simplify the use of the REFRESH register
...
Signed-off-by: Adrian.Conlon <adrian.conlon@arup.com >
2017-06-27 14:02:29 +01:00
c803387023
A few modifications:
...
1) Simplify REFRESH register handling via bit fields.
2) Use static methods in the Z80 emulator, if at all possible
3) Use a decoded opcode lookup, rather than decoding per instruction
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-06-26 23:22:32 +01:00
f776379e96
Share flag adjustments across implementations using templated methods.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-06-22 16:57:38 +01:00
67fa2a7afe
Incorporate disassembly into address profile output.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@arup.com >
2017-06-19 17:37:41 +01:00
c9bf24d1fa
Tidy up register and static method access.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@arup.com >
2017-06-19 13:53:00 +01:00
23108a8536
Bring performance back to par by: inlining and static flag register access, where possible.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@arup.com >
2017-06-18 18:14:39 +01:00
5f288cf0e3
Some more small tidy ups.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@arup.com >
2017-06-16 20:31:32 +01:00
327d391ecb
Remove another chunk of shared code. This time by ensuring the basic layout of registers is consistent.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-06-16 13:52:10 +01:00
71e6902aeb
Simplify and remove a bunch of code. Getting there!
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-06-15 22:21:26 +01:00
828e081a6e
More tidying of shareable code
2017-06-12 14:33:00 +01:00
0291970427
Further work on uniting the 8080 family processor family.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-06-11 21:08:40 +01:00
627e41bf35
Introduce an IntelProcessor base class to allow known good implementation to be shared.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-06-11 09:45:34 +01:00
d8977d32d3
More MEMPTR clarifications.
...
This time to avoid temporary variables, in a similar manner to Z80 hardware.
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-06-07 22:54:55 +01:00
211c75d84d
Add Z80 processor and tests.
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-06-05 22:39:15 +01:00
105032f08a
Dump of all my C++ emulators, only Intel8080 integrated so far...
...
Signed-off-by: Adrian.Conlon <adrian.conlon@gmail.com >
2017-06-04 21:38:34 +01:00
Adrian.Conlon
Adrian.Conlon