6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-15 20:29:48 +00:00
Code Issues Projects Releases Wiki Activity
0b92642767
llvm-6502/test/MC/PowerPC/ppc64-encoding.s

552 lines
23 KiB
ArmAsm
Raw Normal View History

[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
# RUN: llvm-mc -triple powerpc64-unknown-unknown --show-encoding %s | FileCheck %s
# Branch facility
# Branch instructions
# CHECK: b target # encoding: [0b010010AA,A,A,0bAAAAAA00]
# CHECK-NEXT: # fixup A - offset: 0, value: target, kind: fixup_ppc_br24
b target
[PowerPC] Support absolute branches There is currently only limited support for the "absolute" variants of branch instructions. This patch adds support for the absolute variants of all branches that are currently otherwise supported. This requires adding new fixup types so that the correct variant of relocation type can be selected by the object writer. While the compiler will continue to usually choose the relative branch variants, this will allow the asm parser to fully support the absolute branches, with either immediate (numerical) or symbolic target addresses. No change in code generation intended. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@184721 91177308-0d34-0410-b5e6-96231b3b80d8
2013-06-24 11:03:33 +00:00
# CHECK: ba target # encoding: [0b010010AA,A,A,0bAAAAAA10]
# CHECK-NEXT: # fixup A - offset: 0, value: target, kind: fixup_ppc_br24abs
ba target
[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
# CHECK: bl target # encoding: [0b010010AA,A,A,0bAAAAAA01]
# CHECK-NEXT: # fixup A - offset: 0, value: target, kind: fixup_ppc_br24
bl target
[PowerPC] Support absolute branches There is currently only limited support for the "absolute" variants of branch instructions. This patch adds support for the absolute variants of all branches that are currently otherwise supported. This requires adding new fixup types so that the correct variant of relocation type can be selected by the object writer. While the compiler will continue to usually choose the relative branch variants, this will allow the asm parser to fully support the absolute branches, with either immediate (numerical) or symbolic target addresses. No change in code generation intended. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@184721 91177308-0d34-0410-b5e6-96231b3b80d8
2013-06-24 11:03:33 +00:00
# CHECK: bla target # encoding: [0b010010AA,A,A,0bAAAAAA11]
# CHECK-NEXT: # fixup A - offset: 0, value: target, kind: fixup_ppc_br24abs
bla target
[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
[PowerPC] Support generic conditional branches in asm parser This adds instruction patterns to cover the generic forms of the conditional branch instructions. This allows the assembler to support the generic mnemonics. The compiler will still generate the various specific forms of the instruction that were already supported. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@184722 91177308-0d34-0410-b5e6-96231b3b80d8
2013-06-24 11:55:21 +00:00
# CHECK: bc 4, 10, target # encoding: [0x40,0x8a,A,0bAAAAAA00]
# CHECK-NEXT: # fixup A - offset: 0, value: target, kind: fixup_ppc_brcond14
bc 4, 10, target
# CHECK: bca 4, 10, target # encoding: [0x40,0x8a,A,0bAAAAAA10]
# CHECK-NEXT: # fixup A - offset: 0, value: target, kind: fixup_ppc_brcond14abs
bca 4, 10, target
# CHECK: bcl 4, 10, target # encoding: [0x40,0x8a,A,0bAAAAAA01]
# CHECK-NEXT: # fixup A - offset: 0, value: target, kind: fixup_ppc_brcond14
bcl 4, 10, target
# CHECK: bcla 4, 10, target # encoding: [0x40,0x8a,A,0bAAAAAA11]
# CHECK-NEXT: # fixup A - offset: 0, value: target, kind: fixup_ppc_brcond14abs
bcla 4, 10, target
# CHECK: bclr 4, 10, 3 # encoding: [0x4c,0x8a,0x18,0x20]
bclr 4, 10, 3
# CHECK: bclr 4, 10, 0 # encoding: [0x4c,0x8a,0x00,0x20]
bclr 4, 10
# CHECK: bclrl 4, 10, 3 # encoding: [0x4c,0x8a,0x18,0x21]
bclrl 4, 10, 3
# CHECK: bclrl 4, 10, 0 # encoding: [0x4c,0x8a,0x00,0x21]
bclrl 4, 10
# CHECK: bcctr 4, 10, 3 # encoding: [0x4c,0x8a,0x1c,0x20]
bcctr 4, 10, 3
# CHECK: bcctr 4, 10, 0 # encoding: [0x4c,0x8a,0x04,0x20]
bcctr 4, 10
# CHECK: bcctrl 4, 10, 3 # encoding: [0x4c,0x8a,0x1c,0x21]
bcctrl 4, 10, 3
# CHECK: bcctrl 4, 10, 0 # encoding: [0x4c,0x8a,0x04,0x21]
bcctrl 4, 10
[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
# Condition register instructions
[PowerPC] Support all condition register logical instructions This adds support for all missing condition register logical instructions and extended mnemonics to the asm parser. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185387 91177308-0d34-0410-b5e6-96231b3b80d8
2013-07-01 21:40:54 +00:00
# CHECK: crand 2, 3, 4 # encoding: [0x4c,0x43,0x22,0x02]
crand 2, 3, 4
# CHECK: crnand 2, 3, 4 # encoding: [0x4c,0x43,0x21,0xc2]
crnand 2, 3, 4
[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
# CHECK: cror 2, 3, 4 # encoding: [0x4c,0x43,0x23,0x82]
cror 2, 3, 4
[PowerPC] Support all condition register logical instructions This adds support for all missing condition register logical instructions and extended mnemonics to the asm parser. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185387 91177308-0d34-0410-b5e6-96231b3b80d8
2013-07-01 21:40:54 +00:00
# CHECK: crxor 2, 3, 4 # encoding: [0x4c,0x43,0x21,0x82]
crxor 2, 3, 4
# CHECK: crnor 2, 3, 4 # encoding: [0x4c,0x43,0x20,0x42]
crnor 2, 3, 4
[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
# CHECK: creqv 2, 3, 4 # encoding: [0x4c,0x43,0x22,0x42]
creqv 2, 3, 4
[PowerPC] Support all condition register logical instructions This adds support for all missing condition register logical instructions and extended mnemonics to the asm parser. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185387 91177308-0d34-0410-b5e6-96231b3b80d8
2013-07-01 21:40:54 +00:00
# CHECK: crandc 2, 3, 4 # encoding: [0x4c,0x43,0x21,0x02]
crandc 2, 3, 4
# CHECK: crorc 2, 3, 4 # encoding: [0x4c,0x43,0x23,0x42]
crorc 2, 3, 4
[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
# CHECK: mcrf 2, 3 # encoding: [0x4d,0x0c,0x00,0x00]
mcrf 2, 3
# System call instruction
Implement the PowerPC system call (sc) instruction. Instruction added at request of Roman Divacky. Tested via asm-parser. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181821 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-14 19:35:45 +00:00
# CHECK: sc 1 # encoding: [0x44,0x00,0x00,0x22]
sc 1
[PowerPC] Support extended sc mnemonic A plain "sc" without argument is supposed to be treated like "sc 0" by the assembler. This patch adds a corresponding alias. Problem reported by Joerg Sonnenberger. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@183687 91177308-0d34-0410-b5e6-96231b3b80d8
2013-06-10 17:19:43 +00:00
# CHECK: sc 0 # encoding: [0x44,0x00,0x00,0x02]
sc
[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
# Fixed-point facility
# Fixed-point load instructions
# CHECK: lbz 2, 128(4) # encoding: [0x88,0x44,0x00,0x80]
lbz 2, 128(4)
# CHECK: lbzx 2, 3, 4 # encoding: [0x7c,0x43,0x20,0xae]
lbzx 2, 3, 4
# CHECK: lbzu 2, 128(4) # encoding: [0x8c,0x44,0x00,0x80]
lbzu 2, 128(4)
# CHECK: lbzux 2, 3, 4 # encoding: [0x7c,0x43,0x20,0xee]
lbzux 2, 3, 4
# CHECK: lhz 2, 128(4) # encoding: [0xa0,0x44,0x00,0x80]
lhz 2, 128(4)
# CHECK: lhzx 2, 3, 4 # encoding: [0x7c,0x43,0x22,0x2e]
lhzx 2, 3, 4
# CHECK: lhzu 2, 128(4) # encoding: [0xa4,0x44,0x00,0x80]
lhzu 2, 128(4)
# CHECK: lhzux 2, 3, 4 # encoding: [0x7c,0x43,0x22,0x6e]
lhzux 2, 3, 4
# CHECK: lha 2, 128(4) # encoding: [0xa8,0x44,0x00,0x80]
lha 2, 128(4)
# CHECK: lhax 2, 3, 4 # encoding: [0x7c,0x43,0x22,0xae]
lhax 2, 3, 4
# CHECK: lhau 2, 128(4) # encoding: [0xac,0x44,0x00,0x80]
lhau 2, 128(4)
# CHECK: lhaux 2, 3, 4 # encoding: [0x7c,0x43,0x22,0xee]
lhaux 2, 3, 4
# CHECK: lwz 2, 128(4) # encoding: [0x80,0x44,0x00,0x80]
lwz 2, 128(4)
# CHECK: lwzx 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x2e]
lwzx 2, 3, 4
# CHECK: lwzu 2, 128(4) # encoding: [0x84,0x44,0x00,0x80]
lwzu 2, 128(4)
# CHECK: lwzux 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x6e]
lwzux 2, 3, 4
# CHECK: lwa 2, 128(4) # encoding: [0xe8,0x44,0x00,0x82]
lwa 2, 128(4)
# CHECK: lwax 2, 3, 4 # encoding: [0x7c,0x43,0x22,0xaa]
lwax 2, 3, 4
# CHECK: lwaux 2, 3, 4 # encoding: [0x7c,0x43,0x22,0xea]
lwaux 2, 3, 4
# CHECK: ld 2, 128(4) # encoding: [0xe8,0x44,0x00,0x80]
ld 2, 128(4)
# CHECK: ldx 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x2a]
ldx 2, 3, 4
# CHECK: ldu 2, 128(4) # encoding: [0xe8,0x44,0x00,0x81]
ldu 2, 128(4)
# CHECK: ldux 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x6a]
ldux 2, 3, 4
# Fixed-point store instructions
# CHECK: stb 2, 128(4) # encoding: [0x98,0x44,0x00,0x80]
stb 2, 128(4)
# CHECK: stbx 2, 3, 4 # encoding: [0x7c,0x43,0x21,0xae]
stbx 2, 3, 4
# CHECK: stbu 2, 128(4) # encoding: [0x9c,0x44,0x00,0x80]
stbu 2, 128(4)
# CHECK: stbux 2, 3, 4 # encoding: [0x7c,0x43,0x21,0xee]
stbux 2, 3, 4
# CHECK: sth 2, 128(4) # encoding: [0xb0,0x44,0x00,0x80]
sth 2, 128(4)
# CHECK: sthx 2, 3, 4 # encoding: [0x7c,0x43,0x23,0x2e]
sthx 2, 3, 4
# CHECK: sthu 2, 128(4) # encoding: [0xb4,0x44,0x00,0x80]
sthu 2, 128(4)
# CHECK: sthux 2, 3, 4 # encoding: [0x7c,0x43,0x23,0x6e]
sthux 2, 3, 4
# CHECK: stw 2, 128(4) # encoding: [0x90,0x44,0x00,0x80]
stw 2, 128(4)
# CHECK: stwx 2, 3, 4 # encoding: [0x7c,0x43,0x21,0x2e]
stwx 2, 3, 4
# CHECK: stwu 2, 128(4) # encoding: [0x94,0x44,0x00,0x80]
stwu 2, 128(4)
# CHECK: stwux 2, 3, 4 # encoding: [0x7c,0x43,0x21,0x6e]
stwux 2, 3, 4
# CHECK: std 2, 128(4) # encoding: [0xf8,0x44,0x00,0x80]
std 2, 128(4)
# CHECK: stdx 2, 3, 4 # encoding: [0x7c,0x43,0x21,0x2a]
stdx 2, 3, 4
# CHECK: stdu 2, 128(4) # encoding: [0xf8,0x44,0x00,0x81]
stdu 2, 128(4)
# CHECK: stdux 2, 3, 4 # encoding: [0x7c,0x43,0x21,0x6a]
stdux 2, 3, 4
# Fixed-point load and store with byte reversal instructions
# CHECK: lhbrx 2, 3, 4 # encoding: [0x7c,0x43,0x26,0x2c]
lhbrx 2, 3, 4
# CHECK: sthbrx 2, 3, 4 # encoding: [0x7c,0x43,0x27,0x2c]
sthbrx 2, 3, 4
# CHECK: lwbrx 2, 3, 4 # encoding: [0x7c,0x43,0x24,0x2c]
lwbrx 2, 3, 4
# CHECK: stwbrx 2, 3, 4 # encoding: [0x7c,0x43,0x25,0x2c]
stwbrx 2, 3, 4
# CHECK: ldbrx 2, 3, 4 # encoding: [0x7c,0x43,0x24,0x28]
ldbrx 2, 3, 4
# CHECK: stdbrx 2, 3, 4 # encoding: [0x7c,0x43,0x25,0x28]
stdbrx 2, 3, 4
[PowerPC] Support lmw/stmw in the asm parser This adds support for the load/store multiple instructions, currently used by the asm parser only. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185564 91177308-0d34-0410-b5e6-96231b3b80d8
2013-07-03 18:29:47 +00:00
# Fixed-point load and store multiple instructions
# CHECK: lmw 2, 128(1) # encoding: [0xb8,0x41,0x00,0x80]
lmw 2, 128(1)
# CHECK: stmw 2, 128(1) # encoding: [0xbc,0x41,0x00,0x80]
stmw 2, 128(1)
[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
# FIXME: Fixed-point move assist instructions
# Fixed-point arithmetic instructions
# CHECK: addi 2, 3, 128 # encoding: [0x38,0x43,0x00,0x80]
addi 2, 3, 128
# CHECK: addis 2, 3, 128 # encoding: [0x3c,0x43,0x00,0x80]
addis 2, 3, 128
# CHECK: add 2, 3, 4 # encoding: [0x7c,0x43,0x22,0x14]
add 2, 3, 4
# CHECK: add. 2, 3, 4 # encoding: [0x7c,0x43,0x22,0x15]
add. 2, 3, 4
# FIXME: addo 2, 3, 4
# FIXME: addo. 2, 3, 4
# CHECK: subf 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x50]
subf 2, 3, 4
# CHECK: subf. 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x51]
subf. 2, 3, 4
# FIXME: subfo 2, 3, 4
# FIXME: subfo. 2, 3, 4
# CHECK: addic 2, 3, 128 # encoding: [0x30,0x43,0x00,0x80]
addic 2, 3, 128
# CHECK: addic. 2, 3, 128 # encoding: [0x34,0x43,0x00,0x80]
addic. 2, 3, 128
# CHECK: subfic 2, 3, 4 # encoding: [0x20,0x43,0x00,0x04]
subfic 2, 3, 4
# CHECK: addc 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x14]
addc 2, 3, 4
# CHECK: addc. 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x15]
addc. 2, 3, 4
# FIXME: addco 2, 3, 4
# FIXME: addco. 2, 3, 4
# CHECK: subfc 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x10]
subfc 2, 3, 4
# CHECK: subfc 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x10]
subfc 2, 3, 4
# FIXME: subfco 2, 3, 4
# FIXME: subfco. 2, 3, 4
# CHECK: adde 2, 3, 4 # encoding: [0x7c,0x43,0x21,0x14]
adde 2, 3, 4
# CHECK: adde. 2, 3, 4 # encoding: [0x7c,0x43,0x21,0x15]
adde. 2, 3, 4
# FIXME: addeo 2, 3, 4
# FIXME: addeo. 2, 3, 4
# CHECK: subfe 2, 3, 4 # encoding: [0x7c,0x43,0x21,0x10]
subfe 2, 3, 4
# CHECK: subfe. 2, 3, 4 # encoding: [0x7c,0x43,0x21,0x11]
subfe. 2, 3, 4
# FIXME: subfeo 2, 3, 4
# FIXME: subfeo. 2, 3, 4
# CHECK: addme 2, 3 # encoding: [0x7c,0x43,0x01,0xd4]
addme 2, 3
# CHECK: addme. 2, 3 # encoding: [0x7c,0x43,0x01,0xd5]
addme. 2, 3
# FIXME: addmeo 2, 3
# FIXME: addmeo. 2, 3
# CHECK: subfme 2, 3 # encoding: [0x7c,0x43,0x01,0xd0]
subfme 2, 3
# CHECK: subfme. 2, 3 # encoding: [0x7c,0x43,0x01,0xd1]
subfme. 2, 3
# FIXME: subfmeo 2, 3
# FIXME: subfmeo. 2, 3
# CHECK: addze 2, 3 # encoding: [0x7c,0x43,0x01,0x94]
addze 2, 3
# CHECK: addze. 2, 3 # encoding: [0x7c,0x43,0x01,0x95]
addze. 2, 3
# FIXME: addzeo 2, 3
# FIXME: addzeo. 2, 3
# CHECK: subfze 2, 3 # encoding: [0x7c,0x43,0x01,0x90]
subfze 2, 3
# CHECK: subfze. 2, 3 # encoding: [0x7c,0x43,0x01,0x91]
subfze. 2, 3
# FIXME: subfzeo 2, 3
# FIXME: subfzeo. 2, 3
# CHECK: neg 2, 3 # encoding: [0x7c,0x43,0x00,0xd0]
neg 2, 3
# CHECK: neg. 2, 3 # encoding: [0x7c,0x43,0x00,0xd1]
neg. 2, 3
# FIXME: nego 2, 3
# FIXME: nego. 2, 3
# CHECK: mulli 2, 3, 128 # encoding: [0x1c,0x43,0x00,0x80]
mulli 2, 3, 128
# CHECK: mulhw 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x96]
mulhw 2, 3, 4
# CHECK: mulhw. 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x97]
mulhw. 2, 3, 4
# CHECK: mullw 2, 3, 4 # encoding: [0x7c,0x43,0x21,0xd6]
mullw 2, 3, 4
# CHECK: mullw. 2, 3, 4 # encoding: [0x7c,0x43,0x21,0xd7]
mullw. 2, 3, 4
# FIXME: mullwo 2, 3, 4
# FIXME: mullwo. 2, 3, 4
# CHECK: mulhwu 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x16]
mulhwu 2, 3, 4
# CHECK: mulhwu. 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x17]
mulhwu. 2, 3, 4
# CHECK: divw 2, 3, 4 # encoding: [0x7c,0x43,0x23,0xd6]
divw 2, 3, 4
# CHECK: divw. 2, 3, 4 # encoding: [0x7c,0x43,0x23,0xd7]
divw. 2, 3, 4
# FIXME: divwo 2, 3, 4
# FIXME: divwo. 2, 3, 4
# CHECK: divwu 2, 3, 4 # encoding: [0x7c,0x43,0x23,0x96]
divwu 2, 3, 4
# CHECK: divwu. 2, 3, 4 # encoding: [0x7c,0x43,0x23,0x97]
divwu. 2, 3, 4
# FIXME: divwuo 2, 3, 4
# FIXME: divwuo. 2, 3, 4
# FIXME: divwe 2, 3, 4
# FIXME: divwe. 2, 3, 4
# FIXME: divweo 2, 3, 4
# FIXME: divweo. 2, 3, 4
# FIXME: divweu 2, 3, 4
# FIXME: divweu. 2, 3, 4
# FIXME: divweuo 2, 3, 4
# FIXME: divweuo. 2, 3, 4
# CHECK: mulld 2, 3, 4 # encoding: [0x7c,0x43,0x21,0xd2]
mulld 2, 3, 4
# CHECK: mulld. 2, 3, 4 # encoding: [0x7c,0x43,0x21,0xd3]
mulld. 2, 3, 4
# FIXME: mulldo 2, 3, 4
# FIXME: mulldo. 2, 3, 4
# CHECK: mulhd 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x92]
mulhd 2, 3, 4
# CHECK: mulhd. 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x93]
mulhd. 2, 3, 4
# CHECK: mulhdu 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x12]
mulhdu 2, 3, 4
# CHECK: mulhdu. 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x13]
mulhdu. 2, 3, 4
# CHECK: divd 2, 3, 4 # encoding: [0x7c,0x43,0x23,0xd2]
divd 2, 3, 4
# CHECK: divd. 2, 3, 4 # encoding: [0x7c,0x43,0x23,0xd3]
divd. 2, 3, 4
# FIXME: divdo 2, 3, 4
# FIXME: divdo. 2, 3, 4
# CHECK: divdu 2, 3, 4 # encoding: [0x7c,0x43,0x23,0x92]
divdu 2, 3, 4
# CHECK: divdu. 2, 3, 4 # encoding: [0x7c,0x43,0x23,0x93]
divdu. 2, 3, 4
# FIXME: divduo 2, 3, 4
# FIXME: divduo. 2, 3, 4
# FIXME: divde 2, 3, 4
# FIXME: divde. 2, 3, 4
# FIXME: divdeo 2, 3, 4
# FIXME: divdeo. 2, 3, 4
# FIXME: divdeu 2, 3, 4
# FIXME: divdeu. 2, 3, 4
# FIXME: divdeuo 2, 3, 4
# FIXME: divdeuo. 2, 3, 4
[PowerPC] Support basic compare mnemonics This adds support for the basic mnemoics (with the L operand) for the fixed-point compare instructions. These are defined as aliases for the already existing CMPW/CMPD patterns, depending on the value of L. This requires use of InstAlias patterns with immediate literal operands. To make this work, we need two further changes: - define a RegisterPrefix, because otherwise literals 0 and 1 would be parsed as literal register names - provide a PPCAsmParser::validateTargetOperandClass routine to recognize immediate literals (like ARM does) git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185826 91177308-0d34-0410-b5e6-96231b3b80d8
2013-07-08 14:49:37 +00:00
# Fixed-point compare instructions
# CHECK: cmpdi 2, 3, 128 # encoding: [0x2d,0x23,0x00,0x80]
cmpi 2, 1, 3, 128
# CHECK: cmpd 2, 3, 4 # encoding: [0x7d,0x23,0x20,0x00]
cmp 2, 1, 3, 4
# CHECK: cmpldi 2, 3, 128 # encoding: [0x29,0x23,0x00,0x80]
cmpli 2, 1, 3, 128
# CHECK: cmpld 2, 3, 4 # encoding: [0x7d,0x23,0x20,0x40]
cmpl 2, 1, 3, 4
# CHECK: cmpwi 2, 3, 128 # encoding: [0x2d,0x03,0x00,0x80]
cmpi 2, 0, 3, 128
# CHECK: cmpw 2, 3, 4 # encoding: [0x7d,0x03,0x20,0x00]
cmp 2, 0, 3, 4
# CHECK: cmplwi 2, 3, 128 # encoding: [0x29,0x03,0x00,0x80]
cmpli 2, 0, 3, 128
# CHECK: cmplw 2, 3, 4 # encoding: [0x7d,0x03,0x20,0x40]
cmpl 2, 0, 3, 4
[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
[PowerPC] Add all trap mnemonics This adds support for all basic and extended variants of the trap instructions to the asm parser. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185638 91177308-0d34-0410-b5e6-96231b3b80d8
2013-07-04 14:40:12 +00:00
# Fixed-point trap instructions
# CHECK: twi 2, 3, 4 # encoding: [0x0c,0x43,0x00,0x04]
twi 2, 3, 4
# CHECK: tw 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x08]
tw 2, 3, 4
# CHECK: tdi 2, 3, 4 # encoding: [0x08,0x43,0x00,0x04]
tdi 2, 3, 4
# CHECK: td 2, 3, 4 # encoding: [0x7c,0x43,0x20,0x88]
td 2, 3, 4
[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
# Fixed-point select
# CHECK: isel 2, 3, 4, 5 # encoding: [0x7c,0x43,0x21,0x5e]
isel 2, 3, 4, 5
# Fixed-point logical instructions
# CHECK: andi. 2, 3, 128 # encoding: [0x70,0x62,0x00,0x80]
andi. 2, 3, 128
# CHECK: andis. 2, 3, 128 # encoding: [0x74,0x62,0x00,0x80]
andis. 2, 3, 128
# CHECK: ori 2, 3, 128 # encoding: [0x60,0x62,0x00,0x80]
ori 2, 3, 128
# CHECK: oris 2, 3, 128 # encoding: [0x64,0x62,0x00,0x80]
oris 2, 3, 128
# CHECK: xori 2, 3, 128 # encoding: [0x68,0x62,0x00,0x80]
xori 2, 3, 128
# CHECK: xoris 2, 3, 128 # encoding: [0x6c,0x62,0x00,0x80]
xoris 2, 3, 128
# CHECK: and 2, 3, 4 # encoding: [0x7c,0x62,0x20,0x38]
and 2, 3, 4
# CHECK: and. 2, 3, 4 # encoding: [0x7c,0x62,0x20,0x39]
and. 2, 3, 4
# CHECK: xor 2, 3, 4 # encoding: [0x7c,0x62,0x22,0x78]
xor 2, 3, 4
# CHECK: xor. 2, 3, 4 # encoding: [0x7c,0x62,0x22,0x79]
xor. 2, 3, 4
# CHECK: nand 2, 3, 4 # encoding: [0x7c,0x62,0x23,0xb8]
nand 2, 3, 4
# CHECK: nand. 2, 3, 4 # encoding: [0x7c,0x62,0x23,0xb9]
nand. 2, 3, 4
# CHECK: or 2, 3, 4 # encoding: [0x7c,0x62,0x23,0x78]
or 2, 3, 4
# CHECK: or. 2, 3, 4 # encoding: [0x7c,0x62,0x23,0x79]
or. 2, 3, 4
# CHECK: nor 2, 3, 4 # encoding: [0x7c,0x62,0x20,0xf8]
nor 2, 3, 4
# CHECK: nor. 2, 3, 4 # encoding: [0x7c,0x62,0x20,0xf9]
nor. 2, 3, 4
# CHECK: eqv 2, 3, 4 # encoding: [0x7c,0x62,0x22,0x38]
eqv 2, 3, 4
# CHECK: eqv. 2, 3, 4 # encoding: [0x7c,0x62,0x22,0x39]
eqv. 2, 3, 4
# CHECK: andc 2, 3, 4 # encoding: [0x7c,0x62,0x20,0x78]
andc 2, 3, 4
# CHECK: andc. 2, 3, 4 # encoding: [0x7c,0x62,0x20,0x79]
andc. 2, 3, 4
# CHECK: orc 2, 3, 4 # encoding: [0x7c,0x62,0x23,0x38]
orc 2, 3, 4
# CHECK: orc. 2, 3, 4 # encoding: [0x7c,0x62,0x23,0x39]
orc. 2, 3, 4
# CHECK: extsb 2, 3 # encoding: [0x7c,0x62,0x07,0x74]
extsb 2, 3
# CHECK: extsb. 2, 3 # encoding: [0x7c,0x62,0x07,0x75]
extsb. 2, 3
# CHECK: extsh 2, 3 # encoding: [0x7c,0x62,0x07,0x34]
extsh 2, 3
# CHECK: extsh. 2, 3 # encoding: [0x7c,0x62,0x07,0x35]
extsh. 2, 3
# CHECK: cntlzw 2, 3 # encoding: [0x7c,0x62,0x00,0x34]
cntlzw 2, 3
# CHECK: cntlzw. 2, 3 # encoding: [0x7c,0x62,0x00,0x35]
cntlzw. 2, 3
# FIXME: cmpb 2, 3, 4
# FIXME: popcntb 2, 3
# CHECK: popcntw 2, 3 # encoding: [0x7c,0x62,0x02,0xf4]
popcntw 2, 3
# FIXME: prtyd 2, 3
# FIXME: prtyw 2, 3
# CHECK: extsw 2, 3 # encoding: [0x7c,0x62,0x07,0xb4]
extsw 2, 3
# CHECK: extsw. 2, 3 # encoding: [0x7c,0x62,0x07,0xb5]
extsw. 2, 3
# CHECK: cntlzd 2, 3 # encoding: [0x7c,0x62,0x00,0x74]
cntlzd 2, 3
# CHECK: cntlzd. 2, 3 # encoding: [0x7c,0x62,0x00,0x75]
cntlzd. 2, 3
# CHECK: popcntd 2, 3 # encoding: [0x7c,0x62,0x03,0xf4]
popcntd 2, 3
# FIXME: bpermd 2, 3, 4
# Fixed-point rotate and shift instructions
# CHECK: rlwinm 2, 3, 4, 5, 6 # encoding: [0x54,0x62,0x21,0x4c]
rlwinm 2, 3, 4, 5, 6
# CHECK: rlwinm. 2, 3, 4, 5, 6 # encoding: [0x54,0x62,0x21,0x4d]
rlwinm. 2, 3, 4, 5, 6
# CHECK: rlwnm 2, 3, 4, 5, 6 # encoding: [0x5c,0x62,0x21,0x4c]
rlwnm 2, 3, 4, 5, 6
# CHECK: rlwnm. 2, 3, 4, 5, 6 # encoding: [0x5c,0x62,0x21,0x4d]
rlwnm. 2, 3, 4, 5, 6
# CHECK: rlwimi 2, 3, 4, 5, 6 # encoding: [0x50,0x62,0x21,0x4c]
rlwimi 2, 3, 4, 5, 6
# CHECK: rlwimi. 2, 3, 4, 5, 6 # encoding: [0x50,0x62,0x21,0x4d]
rlwimi. 2, 3, 4, 5, 6
# CHECK: rldicl 2, 3, 4, 5 # encoding: [0x78,0x62,0x21,0x40]
rldicl 2, 3, 4, 5
# CHECK: rldicl. 2, 3, 4, 5 # encoding: [0x78,0x62,0x21,0x41]
rldicl. 2, 3, 4, 5
# CHECK: rldicr 2, 3, 4, 5 # encoding: [0x78,0x62,0x21,0x44]
rldicr 2, 3, 4, 5
# CHECK: rldicr. 2, 3, 4, 5 # encoding: [0x78,0x62,0x21,0x45]
rldicr. 2, 3, 4, 5
[PowerPC] Add rldcr/rldic instructions This adds pattern for the rldcr and rldic instructions (the last instruction from the rotate/shift family that were missing). They are currently used only by the asm parser. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@184833 91177308-0d34-0410-b5e6-96231b3b80d8
2013-06-25 13:17:10 +00:00
# CHECK: rldic 2, 3, 4, 5 # encoding: [0x78,0x62,0x21,0x48]
rldic 2, 3, 4, 5
# CHECK: rldic. 2, 3, 4, 5 # encoding: [0x78,0x62,0x21,0x49]
rldic. 2, 3, 4, 5
[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
# CHECK: rldcl 2, 3, 4, 5 # encoding: [0x78,0x62,0x21,0x50]
rldcl 2, 3, 4, 5
# CHECK: rldcl. 2, 3, 4, 5 # encoding: [0x78,0x62,0x21,0x51]
rldcl. 2, 3, 4, 5
[PowerPC] Add rldcr/rldic instructions This adds pattern for the rldcr and rldic instructions (the last instruction from the rotate/shift family that were missing). They are currently used only by the asm parser. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@184833 91177308-0d34-0410-b5e6-96231b3b80d8
2013-06-25 13:17:10 +00:00
# CHECK: rldcr 2, 3, 4, 5 # encoding: [0x78,0x62,0x21,0x52]
rldcr 2, 3, 4, 5
# CHECK: rldcr. 2, 3, 4, 5 # encoding: [0x78,0x62,0x21,0x53]
rldcr. 2, 3, 4, 5
[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
# CHECK: rldimi 2, 3, 4, 5 # encoding: [0x78,0x62,0x21,0x4c]
rldimi 2, 3, 4, 5
# CHECK: rldimi. 2, 3, 4, 5 # encoding: [0x78,0x62,0x21,0x4d]
rldimi. 2, 3, 4, 5
# CHECK: slw 2, 3, 4 # encoding: [0x7c,0x62,0x20,0x30]
slw 2, 3, 4
# CHECK: slw. 2, 3, 4 # encoding: [0x7c,0x62,0x20,0x31]
slw. 2, 3, 4
# CHECK: srw 2, 3, 4 # encoding: [0x7c,0x62,0x24,0x30]
srw 2, 3, 4
# CHECK: srw. 2, 3, 4 # encoding: [0x7c,0x62,0x24,0x31]
srw. 2, 3, 4
# CHECK: srawi 2, 3, 4 # encoding: [0x7c,0x62,0x26,0x70]
srawi 2, 3, 4
# CHECK: srawi. 2, 3, 4 # encoding: [0x7c,0x62,0x26,0x71]
srawi. 2, 3, 4
# CHECK: sraw 2, 3, 4 # encoding: [0x7c,0x62,0x26,0x30]
sraw 2, 3, 4
# CHECK: sraw. 2, 3, 4 # encoding: [0x7c,0x62,0x26,0x31]
sraw. 2, 3, 4
# CHECK: sld 2, 3, 4 # encoding: [0x7c,0x62,0x20,0x36]
sld 2, 3, 4
# CHECK: sld. 2, 3, 4 # encoding: [0x7c,0x62,0x20,0x37]
sld. 2, 3, 4
# CHECK: srd 2, 3, 4 # encoding: [0x7c,0x62,0x24,0x36]
srd 2, 3, 4
# CHECK: srd. 2, 3, 4 # encoding: [0x7c,0x62,0x24,0x37]
srd. 2, 3, 4
# CHECK: sradi 2, 3, 4 # encoding: [0x7c,0x62,0x26,0x74]
sradi 2, 3, 4
# CHECK: sradi. 2, 3, 4 # encoding: [0x7c,0x62,0x26,0x75]
sradi. 2, 3, 4
# CHECK: srad 2, 3, 4 # encoding: [0x7c,0x62,0x26,0x34]
srad 2, 3, 4
# CHECK: srad. 2, 3, 4 # encoding: [0x7c,0x62,0x26,0x35]
srad. 2, 3, 4
# FIXME: BCD assist instructions
# Move to/from system register instructions
[PowerPC] Support mtspr/mfspr in the asm parser This adds support for the generic forms of mtspr/mfspr for the asm parser. The compiler will continue to use the specialized patters for mtlr etc. since those are needed to correctly describe data flow. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185532 91177308-0d34-0410-b5e6-96231b3b80d8
2013-07-03 12:32:41 +00:00
# CHECK: mtspr 600, 2 # encoding: [0x7c,0x58,0x93,0xa6]
mtspr 600, 2
# CHECK: mfspr 2, 600 # encoding: [0x7c,0x58,0x92,0xa6]
mfspr 2, 600
[PowerPC] Use mtocrf when available Just as with mfocrf, it is also preferable to use mtocrf instead of mtcrf when only a single CR register is to be written. Current code however always emits mtcrf. This probably does not matter when using an external assembler, since the GNU assembler will in fact automatically replace mtcrf with mtocrf when possible. It does create inefficient code with the integrated assembler, however. To fix this, this patch adds MTOCRF/MTOCRF8 instruction patterns and uses those instead of MTCRF/MTCRF8 everything. Just as done in the MFOCRF patch committed as 185556, these patterns will be converted back to MTCRF if MTOCRF is not available on the machine. As a side effect, this allows to modify the MTCRF pattern to accept the full range of mask operands for the benefit of the asm parser. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185561 91177308-0d34-0410-b5e6-96231b3b80d8
2013-07-03 17:59:07 +00:00
# CHECK: mtcrf 123, 2 # encoding: [0x7c,0x47,0xb1,0x20]
mtcrf 123, 2
[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
# CHECK: mfcr 2 # encoding: [0x7c,0x40,0x00,0x26]
mfcr 2
[PowerPC] Use mtocrf when available Just as with mfocrf, it is also preferable to use mtocrf instead of mtcrf when only a single CR register is to be written. Current code however always emits mtcrf. This probably does not matter when using an external assembler, since the GNU assembler will in fact automatically replace mtcrf with mtocrf when possible. It does create inefficient code with the integrated assembler, however. To fix this, this patch adds MTOCRF/MTOCRF8 instruction patterns and uses those instead of MTCRF/MTCRF8 everything. Just as done in the MFOCRF patch committed as 185556, these patterns will be converted back to MTCRF if MTOCRF is not available on the machine. As a side effect, this allows to modify the MTCRF pattern to accept the full range of mask operands for the benefit of the asm parser. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185561 91177308-0d34-0410-b5e6-96231b3b80d8
2013-07-03 17:59:07 +00:00
# CHECK: mtocrf 16, 2 # encoding: [0x7c,0x51,0x01,0x20]
mtocrf 16, 2
[PowerPC] Add assembler parser This adds assembler parser support to the PowerPC back end. The parser will run for any powerpc-*-* and powerpc64-*-* triples, but was tested only on 64-bit Linux. The supported syntax is intended to be compatible with the GNU assembler. The parser does not yet support all PowerPC instructions, but it does support anything that is generated by LLVM itself. There is no support for testing restricted instruction sets yet, i.e. the parser will always accept any instructions it knows, no matter what feature flags are given. Instruction operands will be checked for validity and errors generated. (Error handling in general could still be improved.) The patch adds a number of test cases to verify instruction and operand encodings. The tests currently cover all instructions from the following PowerPC ISA v2.06 Book I facilities: Branch, Fixed-point, Floating-Point, and Vector. Note that a number of these instructions are not yet supported by the back end; they are marked with FIXME. A number of follow-on check-ins will add extra features. When they are all included, LLVM passes all tests (including bootstrap) when using clang -cc1as as the system assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181050 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-03 19:49:39 +00:00
# CHECK: mfocrf 16, 8 # encoding: [0x7e,0x10,0x80,0x26]
mfocrf 16, 8
Reference in New Issue Copy Permalink