2010-12-05 22:04:16 +00:00
|
|
|
//===-- ARMHazardRecognizer.h - ARM Hazard Recognizers ----------*- C++ -*-===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file defines hazard recognizers for scheduling ARM functions.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef ARMHAZARDRECOGNIZER_H
|
|
|
|
#define ARMHAZARDRECOGNIZER_H
|
|
|
|
|
2010-12-08 20:04:29 +00:00
|
|
|
#include "llvm/CodeGen/ScoreboardHazardRecognizer.h"
|
2010-12-05 22:04:16 +00:00
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
|
|
|
|
class ARMBaseInstrInfo;
|
|
|
|
class ARMBaseRegisterInfo;
|
|
|
|
class ARMSubtarget;
|
|
|
|
class MachineInstr;
|
|
|
|
|
2010-12-08 20:04:29 +00:00
|
|
|
class ARMHazardRecognizer : public ScoreboardHazardRecognizer {
|
2010-12-05 22:04:16 +00:00
|
|
|
const ARMBaseInstrInfo &TII;
|
|
|
|
const ARMBaseRegisterInfo &TRI;
|
|
|
|
const ARMSubtarget &STI;
|
|
|
|
|
|
|
|
MachineInstr *LastMI;
|
Various bits of framework needed for precise machine-level selection
DAG scheduling during isel. Most new functionality is currently
guarded by -enable-sched-cycles and -enable-sched-hazard.
Added InstrItineraryData::IssueWidth field, currently derived from
ARM itineraries, but could be initialized differently on other targets.
Added ScheduleHazardRecognizer::MaxLookAhead to indicate whether it is
active, and if so how many cycles of state it holds.
Added SchedulingPriorityQueue::HasReadyFilter to allowing gating entry
into the scheduler's available queue.
ScoreboardHazardRecognizer now accesses the ScheduleDAG in order to
get information about it's SUnits, provides RecedeCycle for bottom-up
scheduling, correctly computes scoreboard depth, tracks IssueCount, and
considers potential stall cycles when checking for hazards.
ScheduleDAGRRList now models machine cycles and hazards (under
flags). It tracks MinAvailableCycle, drives the hazard recognizer and
priority queue's ready filter, manages a new PendingQueue, properly
accounts for stall cycles, etc.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@122541 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-24 05:03:26 +00:00
|
|
|
unsigned FpMLxStalls;
|
2010-12-05 22:04:16 +00:00
|
|
|
unsigned ITBlockSize; // No. of MIs in current IT block yet to be scheduled.
|
|
|
|
MachineInstr *ITBlockMIs[4];
|
|
|
|
|
|
|
|
public:
|
|
|
|
ARMHazardRecognizer(const InstrItineraryData *ItinData,
|
|
|
|
const ARMBaseInstrInfo &tii,
|
|
|
|
const ARMBaseRegisterInfo &tri,
|
Various bits of framework needed for precise machine-level selection
DAG scheduling during isel. Most new functionality is currently
guarded by -enable-sched-cycles and -enable-sched-hazard.
Added InstrItineraryData::IssueWidth field, currently derived from
ARM itineraries, but could be initialized differently on other targets.
Added ScheduleHazardRecognizer::MaxLookAhead to indicate whether it is
active, and if so how many cycles of state it holds.
Added SchedulingPriorityQueue::HasReadyFilter to allowing gating entry
into the scheduler's available queue.
ScoreboardHazardRecognizer now accesses the ScheduleDAG in order to
get information about it's SUnits, provides RecedeCycle for bottom-up
scheduling, correctly computes scoreboard depth, tracks IssueCount, and
considers potential stall cycles when checking for hazards.
ScheduleDAGRRList now models machine cycles and hazards (under
flags). It tracks MinAvailableCycle, drives the hazard recognizer and
priority queue's ready filter, manages a new PendingQueue, properly
accounts for stall cycles, etc.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@122541 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-24 05:03:26 +00:00
|
|
|
const ARMSubtarget &sti,
|
|
|
|
const ScheduleDAG *DAG) :
|
|
|
|
ScoreboardHazardRecognizer(ItinData, DAG, "post-RA-sched"), TII(tii),
|
|
|
|
TRI(tri), STI(sti), LastMI(0), ITBlockSize(0) {}
|
2010-12-05 22:04:16 +00:00
|
|
|
|
Various bits of framework needed for precise machine-level selection
DAG scheduling during isel. Most new functionality is currently
guarded by -enable-sched-cycles and -enable-sched-hazard.
Added InstrItineraryData::IssueWidth field, currently derived from
ARM itineraries, but could be initialized differently on other targets.
Added ScheduleHazardRecognizer::MaxLookAhead to indicate whether it is
active, and if so how many cycles of state it holds.
Added SchedulingPriorityQueue::HasReadyFilter to allowing gating entry
into the scheduler's available queue.
ScoreboardHazardRecognizer now accesses the ScheduleDAG in order to
get information about it's SUnits, provides RecedeCycle for bottom-up
scheduling, correctly computes scoreboard depth, tracks IssueCount, and
considers potential stall cycles when checking for hazards.
ScheduleDAGRRList now models machine cycles and hazards (under
flags). It tracks MinAvailableCycle, drives the hazard recognizer and
priority queue's ready filter, manages a new PendingQueue, properly
accounts for stall cycles, etc.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@122541 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-24 05:03:26 +00:00
|
|
|
virtual HazardType getHazardType(SUnit *SU, int Stalls);
|
2010-12-05 22:04:16 +00:00
|
|
|
virtual void Reset();
|
|
|
|
virtual void EmitInstruction(SUnit *SU);
|
|
|
|
virtual void AdvanceCycle();
|
2010-12-08 20:04:29 +00:00
|
|
|
virtual void RecedeCycle();
|
2010-12-05 22:04:16 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
} // end namespace llvm
|
|
|
|
|
|
|
|
#endif // ARMHAZARDRECOGNIZER_H
|