2011-02-02 01:06:55 +00:00
|
|
|
; RUN: llc < %s -mtriple=armv7-apple-darwin -mcpu=cortex-a8 | FileCheck %s
|
|
|
|
|
; Check if the f32 load / store pair are optimized to i32 load / store.
|
|
|
|
|
; rdar://8944252
|
|
|
|
|
|
|
|
|
|
define void @t(i32 %width, float* nocapture %src, float* nocapture %dst, i32 %index) nounwind {
|
|
|
|
|
; CHECK: t:
|
|
|
|
|
entry:
|
|
|
|
|
%src6 = bitcast float* %src to i8*
|
|
|
|
|
%0 = icmp eq i32 %width, 0
|
|
|
|
|
br i1 %0, label %return, label %bb
|
|
|
|
|
|
|
|
|
|
bb:
|
2011-05-03 22:31:21 +00:00
|
|
|
; CHECK: ldr [[REGISTER:(r[0-9]+)]], [{{r[0-9]+}}], {{r[0-9]+}}
|
|
|
|
|
; CHECK: str [[REGISTER]], [{{r[0-9]+}}], #4
|
2011-02-02 01:06:55 +00:00
|
|
|
%j.05 = phi i32 [ %2, %bb ], [ 0, %entry ]
|
|
|
|
|
%tmp = mul i32 %j.05, %index
|
|
|
|
|
%uglygep = getelementptr i8* %src6, i32 %tmp
|
|
|
|
|
%src_addr.04 = bitcast i8* %uglygep to float*
|
|
|
|
|
%dst_addr.03 = getelementptr float* %dst, i32 %j.05
|
|
|
|
|
%1 = load float* %src_addr.04, align 4
|
|
|
|
|
store float %1, float* %dst_addr.03, align 4
|
|
|
|
|
%2 = add i32 %j.05, 1
|
|
|
|
|
%exitcond = icmp eq i32 %2, %width
|
|
|
|
|
br i1 %exitcond, label %return, label %bb
|
|
|
|
|
|
|
|
|
|
return:
|
|
|
|
|
ret void
|
|
|
|
|
}
|
