llvm-6502/test/CodeGen/Mips/msa/endian.ll

108 lines
2.7 KiB
LLVM
Raw Normal View History

[mips][msa] Build all the tests in little and big endian modes and correct an incorrect test. Summary: This patch (correctly) breaks some MSA tests by exposing the cases when SelectionDAG::getConstant() produces illegal types. These have been temporarily marked XFAIL and the XFAIL flag will be removed when SelectionDAG::getConstant() is fixed. There are three categories of failure: * Immediate instructions are not selected in one endian mode. * Immediates used in ldi.[bhwd] must be different according to endianness. (this only affects cases where the 'wrong' ldi is used to load the correct bitpattern. E.g. (bitcast:v2i64 (build_vector:v4i32 ...))) * Non-immediate instructions that rely on immediates affected by the previous two categories as part of their match pattern. For example, the bset match pattern is the vector equivalent of 'ws | (1 << wt)'. One test needed correcting to expect different output depending on whether big or little endian was in use. This test was test/CodeGen/Mips/msa/basic_operations.ll and experiences the second category of failure shown above. The little endian version of this test is named basic_operations_little.ll and will be merged back into basic_operations.ll in a follow up commit now that FileCheck supports multiple check prefixes. Reviewers: bkramer, jacksprat, dsanders Reviewed By: dsanders CC: llvm-commits Differential Revision: http://llvm-reviews.chandlerc.com/D1972 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@194806 91177308-0d34-0410-b5e6-96231b3b80d8
2013-11-15 11:04:16 +00:00
; RUN: llc -march=mips -mattr=+msa,+fp64 < %s | FileCheck -check-prefix=BIGENDIAN %s
; RUN: llc -march=mipsel -mattr=+msa,+fp64 < %s | FileCheck -check-prefix=LITENDIAN %s
@v16i8 = global <16 x i8> <i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0>
@v8i16 = global <8 x i16> <i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0>
@v4i32 = global <4 x i32> <i32 0, i32 0, i32 0, i32 0>
@v2i64 = global <2 x i64> <i64 0, i64 0>
define void @const_v16i8() nounwind {
; LITENDIAN: .byte 0
; LITENDIAN: .byte 1
; LITENDIAN: .byte 2
; LITENDIAN: .byte 3
; LITENDIAN: .byte 4
; LITENDIAN: .byte 5
; LITENDIAN: .byte 6
; LITENDIAN: .byte 7
; LITENDIAN: .byte 8
; LITENDIAN: .byte 9
; LITENDIAN: .byte 10
; LITENDIAN: .byte 11
; LITENDIAN: .byte 12
; LITENDIAN: .byte 13
; LITENDIAN: .byte 14
; LITENDIAN: .byte 15
; LITENDIAN: const_v16i8:
; BIGENDIAN: .byte 0
; BIGENDIAN: .byte 1
; BIGENDIAN: .byte 2
; BIGENDIAN: .byte 3
; BIGENDIAN: .byte 4
; BIGENDIAN: .byte 5
; BIGENDIAN: .byte 6
; BIGENDIAN: .byte 7
; BIGENDIAN: .byte 8
; BIGENDIAN: .byte 9
; BIGENDIAN: .byte 10
; BIGENDIAN: .byte 11
; BIGENDIAN: .byte 12
; BIGENDIAN: .byte 13
; BIGENDIAN: .byte 14
; BIGENDIAN: .byte 15
; BIGENDIAN: const_v16i8:
store volatile <16 x i8> <i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 8, i8 9, i8 10, i8 11, i8 12, i8 13, i8 14, i8 15>, <16 x i8>*@v16i8
ret void
}
define void @const_v8i16() nounwind {
; LITENDIAN: .2byte 0
; LITENDIAN: .2byte 1
; LITENDIAN: .2byte 2
; LITENDIAN: .2byte 3
; LITENDIAN: .2byte 4
; LITENDIAN: .2byte 5
; LITENDIAN: .2byte 6
; LITENDIAN: .2byte 7
; LITENDIAN: const_v8i16:
; BIGENDIAN: .2byte 0
; BIGENDIAN: .2byte 1
; BIGENDIAN: .2byte 2
; BIGENDIAN: .2byte 3
; BIGENDIAN: .2byte 4
; BIGENDIAN: .2byte 5
; BIGENDIAN: .2byte 6
; BIGENDIAN: .2byte 7
; BIGENDIAN: const_v8i16:
store volatile <8 x i16> <i16 0, i16 1, i16 2, i16 3, i16 4, i16 5, i16 6, i16 7>, <8 x i16>*@v8i16
ret void
}
define void @const_v4i32() nounwind {
; LITENDIAN: .4byte 0
; LITENDIAN: .4byte 1
; LITENDIAN: .4byte 2
; LITENDIAN: .4byte 3
; LITENDIAN: const_v4i32:
; BIGENDIAN: .4byte 0
; BIGENDIAN: .4byte 1
; BIGENDIAN: .4byte 2
; BIGENDIAN: .4byte 3
; BIGENDIAN: const_v4i32:
store volatile <4 x i32> <i32 0, i32 1, i32 2, i32 3>, <4 x i32>*@v4i32
ret void
}
define void @const_v2i64() nounwind {
; LITENDIAN: .4byte 1
; LITENDIAN: .4byte 0
; LITENDIAN: .4byte 2
; LITENDIAN: .4byte 0
; LITENDIAN: const_v2i64:
; BIGENDIAN: .4byte 0
; BIGENDIAN: .4byte 1
; BIGENDIAN: .4byte 0
; BIGENDIAN: .4byte 2
; BIGENDIAN: const_v2i64:
store volatile <2 x i64> <i64 1, i64 2>, <2 x i64>*@v2i64
ret void
}