mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-19 01:13:25 +00:00
70 lines
2.7 KiB
C
70 lines
2.7 KiB
C
|
//===-- SparcISelLowering.h - Sparc DAG Lowering Interface ------*- C++ -*-===//
|
||
|
|
//
|
||
|
|
// The LLVM Compiler Infrastructure
|
||
|
|
//
|
||
|
|
// This file is distributed under the University of Illinois Open Source
|
||
|
|
// License. See LICENSE.TXT for details.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
//
|
||
|
|
// This file defines the interfaces that Sparc uses to lower LLVM code into a
|
||
|
|
// selection DAG.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
|
||
|
|
#ifndef SPARC_ISELLOWERING_H
|
||
|
|
#define SPARC_ISELLOWERING_H
|
||
|
|
|
||
|
|
#include "llvm/Target/TargetLowering.h"
|
||
|
|
#include "Sparc.h"
|
||
|
|
|
||
|
|
namespace llvm {
|
||
|
|
namespace SPISD {
|
||
|
|
enum {
|
||
|
|
FIRST_NUMBER = ISD::BUILTIN_OP_END+SP::INSTRUCTION_LIST_END,
|
||
|
|
CMPICC, // Compare two GPR operands, set icc.
|
||
|
|
CMPFCC, // Compare two FP operands, set fcc.
|
||
|
|
BRICC, // Branch to dest on icc condition
|
||
|
|
BRFCC, // Branch to dest on fcc condition
|
||
|
|
SELECT_ICC, // Select between two values using the current ICC flags.
|
||
|
|
SELECT_FCC, // Select between two values using the current FCC flags.
|
||
|
|
|
||
|
|
Hi, Lo, // Hi/Lo operations, typically on a global address.
|
||
|
|
|
||
|
|
FTOI, // FP to Int within a FP register.
|
||
|
|
ITOF, // Int to FP within a FP register.
|
||
|
|
|
||
|
|
CALL, // A call instruction.
|
||
|
|
RET_FLAG // Return with a flag operand.
|
||
|
|
};
|
||
|
|
}
|
||
|
|
|
||
|
|
class SparcTargetLowering : public TargetLowering {
|
||
|
|
int VarArgsFrameOffset; // Frame offset to start of varargs area.
|
||
|
|
public:
|
||
|
|
SparcTargetLowering(TargetMachine &TM);
|
||
|
|
virtual SDOperand LowerOperation(SDOperand Op, SelectionDAG &DAG);
|
||
|
|
|
||
|
|
int getVarArgsFrameOffset() const { return VarArgsFrameOffset; }
|
||
|
|
|
||
|
|
/// computeMaskedBitsForTargetNode - Determine which of the bits specified
|
||
|
|
/// in Mask are known to be either zero or one and return them in the
|
||
|
|
/// KnownZero/KnownOne bitsets.
|
||
|
|
virtual void computeMaskedBitsForTargetNode(const SDOperand Op,
|
||
|
|
const APInt &Mask,
|
||
|
|
APInt &KnownZero,
|
||
|
|
APInt &KnownOne,
|
||
|
|
const SelectionDAG &DAG,
|
||
|
|
unsigned Depth = 0) const;
|
||
|
|
|
||
|
|
virtual std::vector<SDOperand>
|
||
|
|
LowerArguments(Function &F, SelectionDAG &DAG);
|
||
|
|
virtual MachineBasicBlock *EmitInstrWithCustomInserter(MachineInstr *MI,
|
||
|
|
MachineBasicBlock *MBB);
|
||
|
|
|
||
|
|
virtual const char *getTargetNodeName(unsigned Opcode) const;
|
||
|
|
};
|
||
|
|
} // end namespace llvm
|
||
|
|
|
||
|
|
#endif // SPARC_ISELLOWERING_H
|