2009-07-02 22:18:33 +00:00
|
|
|
//===- Thumb2InstrInfo.h - Thumb-2 Instruction Information ----------*- C++ -*-===//
|
2009-06-26 21:28:53 +00:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
2009-07-02 22:18:33 +00:00
|
|
|
// This file contains the Thumb-2 implementation of the TargetInstrInfo class.
|
2009-06-26 21:28:53 +00:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2009-07-02 22:18:33 +00:00
|
|
|
#ifndef THUMB2INSTRUCTIONINFO_H
|
|
|
|
#define THUMB2INSTRUCTIONINFO_H
|
2009-06-26 21:28:53 +00:00
|
|
|
|
|
|
|
#include "llvm/Target/TargetInstrInfo.h"
|
|
|
|
#include "ARM.h"
|
|
|
|
#include "ARMInstrInfo.h"
|
2009-07-02 22:18:33 +00:00
|
|
|
#include "Thumb2RegisterInfo.h"
|
2009-06-26 21:28:53 +00:00
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
class ARMSubtarget;
|
|
|
|
|
2009-07-02 22:18:33 +00:00
|
|
|
class Thumb2InstrInfo : public ARMBaseInstrInfo {
|
|
|
|
Thumb2RegisterInfo RI;
|
2009-06-26 21:28:53 +00:00
|
|
|
public:
|
2009-07-02 22:18:33 +00:00
|
|
|
explicit Thumb2InstrInfo(const ARMSubtarget &STI);
|
2009-06-26 21:28:53 +00:00
|
|
|
|
2009-07-08 16:09:28 +00:00
|
|
|
// Return the non-pre/post incrementing version of 'Opc'. Return 0
|
|
|
|
// if there is not such an opcode.
|
|
|
|
unsigned getUnindexedOpcode(unsigned Opc) const;
|
|
|
|
|
|
|
|
// Return the opcode that implements 'Op', or 0 if no opcode
|
|
|
|
unsigned getOpcode(ARMII::Op Op) const;
|
|
|
|
|
|
|
|
// Return true if the block does not fall through.
|
|
|
|
bool BlockHasNoFallThrough(const MachineBasicBlock &MBB) const;
|
|
|
|
|
2009-07-16 23:26:06 +00:00
|
|
|
bool copyRegToReg(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator I,
|
|
|
|
unsigned DestReg, unsigned SrcReg,
|
|
|
|
const TargetRegisterClass *DestRC,
|
|
|
|
const TargetRegisterClass *SrcRC) const;
|
|
|
|
|
2009-07-27 03:14:20 +00:00
|
|
|
void storeRegToStackSlot(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator MBBI,
|
|
|
|
unsigned SrcReg, bool isKill, int FrameIndex,
|
|
|
|
const TargetRegisterClass *RC) const;
|
|
|
|
|
|
|
|
void loadRegFromStackSlot(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator MBBI,
|
|
|
|
unsigned DestReg, int FrameIndex,
|
|
|
|
const TargetRegisterClass *RC) const;
|
|
|
|
|
2009-06-27 12:16:40 +00:00
|
|
|
/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
|
|
|
|
/// such, whenever a client has an instance of instruction info, it should
|
|
|
|
/// always be able to get register info as well (through this method).
|
|
|
|
///
|
2009-07-02 22:18:33 +00:00
|
|
|
const Thumb2RegisterInfo &getRegisterInfo() const { return RI; }
|
2009-06-26 21:28:53 +00:00
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2009-07-02 22:18:33 +00:00
|
|
|
#endif // THUMB2INSTRUCTIONINFO_H
|