mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-19 01:34:32 +00:00
38 lines
1.3 KiB
TableGen
38 lines
1.3 KiB
TableGen
|
//===- PowerPC.td - Describe the PowerPC Target Machine ----*- tablegen -*-===//
|
||
|
|
//
|
||
|
|
// The LLVM Compiler Infrastructure
|
||
|
|
//
|
||
|
|
// This file was developed by the LLVM research group and is distributed under
|
||
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
//
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
|
||
|
|
// Get the target-independent interfaces which we are implementing...
|
||
|
|
//
|
||
|
|
include "../Target.td"
|
||
|
|
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
// Register File Description
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
|
||
|
|
include "PPC64RegisterInfo.td"
|
||
|
|
include "PowerPCInstrInfo.td"
|
||
|
|
|
||
|
|
def PowerPC : Target {
|
||
|
|
// Pointers on PowerPC are 64-bits in size.
|
||
|
|
let PointerType = i64;
|
||
|
|
|
||
|
|
// According to the Mach-O Runtime ABI, these regs are nonvolatile across
|
||
|
|
// calls
|
||
|
|
let CalleeSavedRegisters = [R1, R13, R14, R15, R16, R17, R18, R19,
|
||
|
|
R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, F14, F15,
|
||
|
|
F16, F17, F18, F19, F20, F21, F22, F23, F24, F25, F26, F27, F28, F29,
|
||
|
|
F30, F31, CR2, CR3, CR4, LR];
|
||
|
|
|
||
|
|
// Pull in Instruction Info:
|
||
|
|
let InstructionSet = PowerPCInstrInfo;
|
||
|
|
}
|