2006-09-04 04:14:57 +00:00
|
|
|
//===-- PPC.h - Top-level interface for PowerPC Target ----------*- C++ -*-===//
|
2005-04-21 23:30:14 +00:00
|
|
|
//
|
2004-06-21 16:55:25 +00:00
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
2007-12-29 20:36:04 +00:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
2005-04-21 23:30:14 +00:00
|
|
|
//
|
2004-06-21 16:55:25 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file contains the entry points for global functions defined in the LLVM
|
|
|
|
// PowerPC back-end.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2006-09-04 04:14:57 +00:00
|
|
|
#ifndef LLVM_TARGET_POWERPC_H
|
|
|
|
#define LLVM_TARGET_POWERPC_H
|
2004-06-21 16:55:25 +00:00
|
|
|
|
2011-07-14 20:59:42 +00:00
|
|
|
#include "MCTargetDesc/PPCMCTargetDesc.h"
|
2010-11-15 08:49:58 +00:00
|
|
|
#include <string>
|
|
|
|
|
2006-11-04 05:27:39 +00:00
|
|
|
// GCC #defines PPC on Linux but we use it as our namespace name
|
|
|
|
#undef PPC
|
2006-08-23 21:08:52 +00:00
|
|
|
|
2006-11-04 05:27:39 +00:00
|
|
|
namespace llvm {
|
|
|
|
class PPCTargetMachine;
|
|
|
|
class FunctionPass;
|
2013-01-25 23:05:59 +00:00
|
|
|
class ImmutablePass;
|
2010-11-14 21:09:28 +00:00
|
|
|
class JITCodeEmitter;
|
2010-11-14 21:12:33 +00:00
|
|
|
class MachineInstr;
|
|
|
|
class AsmPrinter;
|
Implement a basic MCCodeEmitter for PPC. This doesn't handle
fixups yet, and doesn't handle actually encoding operand values,
but this is enough for llc -show-mc-encoding to show the base
instruction encoding information, e.g.:
mflr r0 ; encoding: [0x7c,0x08,0x02,0xa6]
stw r0, 8(r1) ; encoding: [0x90,0x00,0x00,0x00]
stwu r1, -64(r1) ; encoding: [0x94,0x00,0x00,0x00]
Ltmp0:
lhz r4, 4(r3) ; encoding: [0xa0,0x00,0x00,0x00]
cmplwi cr0, r4, 8 ; encoding: [0x28,0x00,0x00,0x00]
beq cr0, LBB0_2 ; encoding: [0x40,0x00,0x00,0x00]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@119116 91177308-0d34-0410-b5e6-96231b3b80d8
2010-11-15 04:16:32 +00:00
|
|
|
class MCInst;
|
2012-03-17 18:46:09 +00:00
|
|
|
|
Implement PPC counter loops as a late IR-level pass
The old PPCCTRLoops pass, like the Hexagon pass version from which it was
derived, could only handle some simple loops in canonical form. We cannot
directly adapt the new Hexagon hardware loops pass, however, because the
Hexagon pass contains a fundamental assumption that non-constant-trip-count
loops will contain a guard, and this is not always true (the result being that
incorrect negative counts can be generated). With this commit, we replace the
pass with a late IR-level pass which makes use of SE to calculate the
backedge-taken counts and safely generate the loop-count expressions (including
any necessary max() parts). This IR level pass inserts custom intrinsics that
are lowered into the desired decrement-and-branch instructions.
The most fragile part of this new implementation is that interfering uses of
the counter register must be detected on the IR level (and, on PPC, this also
includes any indirect branches in addition to function calls). Also, to make
all of this work, we need a variant of the mtctr instruction that is marked
as having side effects. Without this, machine-code level CSE, DCE, etc.
illegally transform the resulting code. Hopefully, this can be improved
in the future.
This new pass is smaller than the original (and much smaller than the new
Hexagon hardware loops pass), and can handle many additional cases correctly.
In addition, the preheader-creation code has been copied from LoopSimplify, and
after we decide on where it belongs, this code will be refactored so that it
can be explicitly shared (making this implementation even smaller).
The new test-case files ctrloop-{le,lt,ne}.ll have been adapted from tests for
the new Hexagon pass. There are a few classes of loops that this pass does not
transform (noted by FIXMEs in the files), but these deficiencies can be
addressed within the SE infrastructure (thus helping many other passes as well).
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181927 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-15 21:37:41 +00:00
|
|
|
FunctionPass *createPPCCTRLoops(PPCTargetMachine &TM);
|
Add a PPCCTRLoops verification pass
When asserts are enabled, this adds a verification pass for PPC counter-loop
formation. Unfortunately, without sacrificing code quality, there is no better
way of forming counter-based loops except at the (late) IR level. This means
that we need to recognize, at the IR level, anything which might turn into a
function call (or indirect branch). Because this is currently a finite set of
things, and because SelectionDAG lowering is basic-block local, this can be
done. Nevertheless, it is fragile, and failure results in a miscompile. This
verification pass checks that all (reachable) counter-based branches are
dominated by a loop mtctr instruction, and that no instructions in between
clobber the counter register. If these conditions are not satisfied, then an
ICE will be triggered.
In short, this is to help us sleep better at night.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@182295 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-20 16:08:17 +00:00
|
|
|
#ifndef NDEBUG
|
|
|
|
FunctionPass *createPPCCTRLoopsVerify();
|
|
|
|
#endif
|
2013-04-08 16:24:03 +00:00
|
|
|
FunctionPass *createPPCEarlyReturnPass();
|
2010-11-15 03:13:19 +00:00
|
|
|
FunctionPass *createPPCBranchSelectionPass();
|
|
|
|
FunctionPass *createPPCISelDag(PPCTargetMachine &TM);
|
|
|
|
FunctionPass *createPPCJITCodeEmitterPass(PPCTargetMachine &TM,
|
|
|
|
JITCodeEmitter &MCE);
|
|
|
|
void LowerPPCMachineInstrToMCInst(const MachineInstr *MI, MCInst &OutMI,
|
2013-06-20 16:58:14 +00:00
|
|
|
AsmPrinter &AP);
|
2013-01-25 23:05:59 +00:00
|
|
|
|
|
|
|
/// \brief Creates an PPC-specific Target Transformation Info pass.
|
|
|
|
ImmutablePass *createPPCTargetTransformInfoPass(const PPCTargetMachine *TM);
|
2013-04-08 16:24:03 +00:00
|
|
|
|
2010-11-14 23:42:06 +00:00
|
|
|
namespace PPCII {
|
|
|
|
|
|
|
|
/// Target Operand Flag enum.
|
|
|
|
enum TOF {
|
|
|
|
//===------------------------------------------------------------------===//
|
|
|
|
// PPC Specific MachineOperand flags.
|
|
|
|
MO_NO_FLAG,
|
|
|
|
|
|
|
|
/// MO_DARWIN_STUB - On a symbol operand "FOO", this indicates that the
|
|
|
|
/// reference is actually to the "FOO$stub" symbol. This is used for calls
|
|
|
|
/// and jumps to external functions on Tiger and earlier.
|
2010-11-15 03:13:19 +00:00
|
|
|
MO_DARWIN_STUB = 1,
|
2010-11-14 23:42:06 +00:00
|
|
|
|
2010-11-15 03:13:19 +00:00
|
|
|
/// MO_PIC_FLAG - If this bit is set, the symbol reference is relative to
|
|
|
|
/// the function's picbase, e.g. lo16(symbol-picbase).
|
2013-02-21 00:05:29 +00:00
|
|
|
MO_PIC_FLAG = 2,
|
2010-11-15 02:46:57 +00:00
|
|
|
|
2010-11-15 03:13:19 +00:00
|
|
|
/// MO_NLP_FLAG - If this bit is set, the symbol reference is actually to
|
|
|
|
/// the non_lazy_ptr for the global, e.g. lo16(symbol$non_lazy_ptr-picbase).
|
2013-02-21 00:05:29 +00:00
|
|
|
MO_NLP_FLAG = 4,
|
2010-11-15 02:46:57 +00:00
|
|
|
|
2010-11-15 03:13:19 +00:00
|
|
|
/// MO_NLP_HIDDEN_FLAG - If this bit is set, the symbol reference is to a
|
|
|
|
/// symbol with hidden visibility. This causes a different kind of
|
|
|
|
/// non-lazy-pointer to be generated.
|
2013-02-21 00:05:29 +00:00
|
|
|
MO_NLP_HIDDEN_FLAG = 8,
|
2012-06-04 17:36:38 +00:00
|
|
|
|
|
|
|
/// The next are not flags but distinct values.
|
2013-02-21 00:05:29 +00:00
|
|
|
MO_ACCESS_MASK = 0xf0,
|
2012-06-04 17:36:38 +00:00
|
|
|
|
2013-06-21 14:42:20 +00:00
|
|
|
/// MO_LO, MO_HA - lo16(symbol) and ha16(symbol)
|
|
|
|
MO_LO = 1 << 4,
|
|
|
|
MO_HA = 2 << 4,
|
2012-06-04 17:36:38 +00:00
|
|
|
|
2013-06-21 14:42:20 +00:00
|
|
|
MO_TPREL_LO = 4 << 4,
|
|
|
|
MO_TPREL_HA = 3 << 4,
|
2013-02-21 00:05:29 +00:00
|
|
|
|
|
|
|
/// These values identify relocations on immediates folded
|
|
|
|
/// into memory operations.
|
2013-06-21 14:42:20 +00:00
|
|
|
MO_DTPREL_LO = 5 << 4,
|
|
|
|
MO_TLSLD_LO = 6 << 4,
|
|
|
|
MO_TOC_LO = 7 << 4
|
2010-11-14 23:42:06 +00:00
|
|
|
};
|
|
|
|
} // end namespace PPCII
|
|
|
|
|
2004-06-21 16:55:25 +00:00
|
|
|
} // end namespace llvm;
|
|
|
|
|
|
|
|
#endif
|