2010-03-10 13:20:07 +00:00
|
|
|
; RUN: llc < %s -march=xcore | FileCheck %s
|
|
|
|
|
define i64 @umul_lohi(i32 %a, i32 %b) {
|
|
|
|
|
entry:
|
|
|
|
|
%0 = zext i32 %a to i64
|
|
|
|
|
%1 = zext i32 %b to i64
|
|
|
|
|
%2 = mul i64 %1, %0
|
|
|
|
|
ret i64 %2
|
|
|
|
|
}
|
|
|
|
|
; CHECK: umul_lohi:
|
|
|
|
|
; CHECK: ldc r2, 0
|
2010-03-10 13:27:10 +00:00
|
|
|
; CHECK-NEXT: lmul r1, r0, r1, r0, r2, r2
|
2010-03-10 13:20:07 +00:00
|
|
|
; CHECK-NEXT: retsp 0
|
|
|
|
|
|
|
|
|
|
define i64 @smul_lohi(i32 %a, i32 %b) {
|
|
|
|
|
entry:
|
|
|
|
|
%0 = sext i32 %a to i64
|
|
|
|
|
%1 = sext i32 %b to i64
|
|
|
|
|
%2 = mul i64 %1, %0
|
|
|
|
|
ret i64 %2
|
|
|
|
|
}
|
|
|
|
|
; CHECK: smul_lohi:
|
|
|
|
|
; CHECK: ldc r2, 0
|
|
|
|
|
; CHECK-NEXT: mov r3, r2
|
|
|
|
|
; CHECK-NEXT: maccs r2, r3, r1, r0
|
|
|
|
|
; CHECK-NEXT: mov r0, r3
|
|
|
|
|
; CHECK-NEXT: mov r1, r2
|
|
|
|
|
; CHECK-NEXT: retsp 0
|
